{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T23:17:28Z","timestamp":1720048648300},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Elektrotech. Inftech."],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1007\/s00502-014-0198-9","type":"journal-article","created":{"date-parts":[[2014,3,24]],"date-time":"2014-03-24T08:14:07Z","timestamp":1395648847000},"page":"41-52","source":"Crossref","is-referenced-by-count":7,"title":["Reading DRAM cells using two properly designed cascaded inverters"],"prefix":"10.1007","volume":"131","author":[{"given":"Sherif M.","family":"Sharroush","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,3,25]]},"reference":[{"key":"198_CR1","first-page":"82","volume-title":"ISSCC digest of technical papers","author":"J. Wood","year":"1965","unstructured":"Wood, J., Wood, R. G. (1965): The use of insulated-gate field-effect transistors in digital storage systems. In: ISSCC digest of technical papers, February 1965 (pp. 82\u201383)."},{"key":"198_CR2","unstructured":"Digest of Technical Papers of the IEEE International Solid-State Circuits Conference (ISSCC), February of each year."},{"key":"198_CR3","first-page":"36","volume-title":"ISSCC digest of technical papers","author":"W. M. Regitz","year":"1970","unstructured":"Regitz, W. M., Karp, J. A. (1970): A three-transistor cell, 1024-bit, 500 ns MOS RAM. In ISSCC digest of technical papers, February 1970 (pp. 36\u201339)."},{"key":"198_CR4","unstructured":"Digest of the IEEE international electron devices meeting (IEDM), December of each year."},{"key":"198_CR5","unstructured":"Dennard, R. H., et al. (1967): Field-effect transistor memory, U.S. Patent no. 3387286, 14\u00a0July 1967."},{"key":"198_CR6","volume-title":"Microelectronic circuits","author":"A. S. Sedra","year":"2010","unstructured":"Sedra, A. S., Smith, K. C. (2010): Microelectronic circuits. 6th ed. New York: Oxford University Press.","edition":"6"},{"key":"198_CR7","volume-title":"Microelectronic circuit design","author":"R. C. Jaeger","year":"2004","unstructured":"Jaeger, R. C., Blalock, T. N. (2004): Microelectronic circuit design. 2nd ed. New York: McGraw-Hill.","edition":"2"},{"issue":"2","key":"198_CR8","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1007\/s00502-012-0083-3","volume":"129","author":"S. M. Sharroush","year":"2012","unstructured":"Sharroush, S. M., Abdalla, Y. S., Dessouki, A. A., El-Badawy, E.-S. A. (2012): Dynamic random-access memories without sense amplifiers. E&I, Elektrotech. Inf.tech., 129(2), 88\u2013101.","journal-title":"E&I, Elektrotech. Inf.tech."},{"key":"198_CR9","unstructured":"Sharroush, S. M. (2011): Design techniques for high performance MOS digital integrated circuits. Doctor of philosophy thesis, Port Said University, Egypt."},{"key":"198_CR10","first-page":"59","volume-title":"IEEE workshop on microelectronics and electron devices","author":"B. Liu","year":"2005","unstructured":"Liu, B., Frenzel, J. F., Wells, R. B. (2005): A multi-level DRAM with fast read and low power consumption. In: IEEE workshop on microelectronics and electron devices (pp. 59\u201362)."},{"issue":"10","key":"198_CR11","doi-asserted-by":"crossref","first-page":"1108","DOI":"10.1109\/LED.2009.2029353","volume":"30","author":"J. W. Han","year":"2009","unstructured":"Han, J. W., Moon, D., Kim, D. H., Choi, Y. K. (2009): Parasitic GJT read method for high-performance capacitorless 1T\u2013DRAM mode in unified RAM. IEEE Electron Device Lett., 30(10), 1108\u20131110.","journal-title":"IEEE Electron Device Lett."},{"issue":"6","key":"198_CR12","doi-asserted-by":"crossref","first-page":"1495","DOI":"10.1109\/JSSC.2011.2128150","volume":"46","author":"K. C. Chun","year":"2011","unstructured":"Chun, K. C., Jain, P., Lee, J. H., Kim, C. H. (2011): A 3T gain cell embedded DRAM utilizing preferential boosting for high density and low power on-die caches. IEEE J. Solid-State Circuits, 46(6), 1495\u20131505.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"198_CR13","first-page":"274","volume-title":"Chip design for submicron VLSI: CMOS layout and simulation","author":"J. P. Uyemura","year":"2006","unstructured":"Uyemura, J. P. (2006): Chip design for submicron VLSI: CMOS layout and simulation, 1st ed. New York: Thomson (p. 274).","edition":"1"},{"key":"198_CR14","doi-asserted-by":"crossref","DOI":"10.1002\/0470033371","volume-title":"Multi-voltage CMOS circuit design","author":"V. Kursen","year":"2006","unstructured":"Kursen, V., et al. (2006): Multi-voltage CMOS circuit design. New York: Wiley"}],"container-title":["e & i Elektrotechnik und Informationstechnik"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00502-014-0198-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00502-014-0198-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00502-014-0198-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,29]],"date-time":"2019-05-29T12:21:57Z","timestamp":1559132517000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00502-014-0198-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":14,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,3]]}},"alternative-id":["198"],"URL":"https:\/\/doi.org\/10.1007\/s00502-014-0198-9","relation":{},"ISSN":["0932-383X","1613-7620"],"issn-type":[{"value":"0932-383X","type":"print"},{"value":"1613-7620","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}