{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T16:10:14Z","timestamp":1774023014802,"version":"3.50.1"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T00:00:00Z","timestamp":1516147200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Elektrotech. Inftech."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1007\/s00502-017-0575-2","type":"journal-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T02:18:53Z","timestamp":1516155533000},"page":"61-68","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Aspect ratio of radiation-hardened MOS transistors","Kanalgr\u00f6\u00dfe eines strahlungsfesten MOS-Transistors. Modellierung der \u00e4quivalenten Kanalgr\u00f6\u00dfe eines integrierten MOS-Transistors mit strahlungsfestem \u201denclosed\u201c-Layout"],"prefix":"10.1007","volume":"135","author":[{"given":"Varvara","family":"Bezhenova","sequence":"first","affiliation":[]},{"given":"Alicja","family":"Michalowska-Forsyth","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,1,17]]},"reference":[{"issue":"6","key":"575_CR1","doi-asserted-by":"publisher","first-page":"3103","DOI":"10.1109\/TNS.2006.885952","volume":"53","author":"H. Barnaby","year":"2006","unstructured":"Barnaby, H. (2006): Total-ionizing-dose effects in modern CMOS technologies. IEEE Trans. Nucl. Sci., 53(6), 3103\u20133121.","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"575_CR2","volume-title":"2016 Asia Pacific international symposium on electromagnetic compatibility (APEMC)","author":"V. Bezhenova","year":"2016","unstructured":"Bezhenova, V., Michalowska-Forsyth, A. (2016): Total ionizing dose effects on MOS transistors fabricated in 0.18 um CMOS technology. In 2016 Asia Pacific international symposium on electromagnetic compatibility (APEMC), Shenzhen, China."},{"key":"575_CR3","volume-title":"13th IEEE international conference on solid-state and Integrated Circuit Technology (ICSICT)","author":"T. Li","year":"2016","unstructured":"Li, T., Yang, Y., Liu, T. (2016): Total ionizing dose response of 0.18 um narrow channel I\/O nMOSFETS. In 13th IEEE international conference on solid-state and Integrated Circuit Technology (ICSICT), Hangzhou, China."},{"key":"575_CR4","doi-asserted-by":"publisher","first-page":"2227","DOI":"10.1109\/TNS.1975.4328110","volume":"22","author":"R. C. Hughes","year":"1975","unstructured":"Hughes, R. C., EerNisse, E. P., Stein, H. J. (1975): Hole transport in MOS oxides. IEEE Trans. Nucl. Sci., 22, 2227\u20132233.","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"575_CR5","volume-title":"Handbook of radiation effects","author":"A. Holmes-Siedle","year":"2007","unstructured":"Holmes-Siedle, A., Adams, L. (2007): Handbook of radiation effects. London: Oxford University Press."},{"issue":"1\u20133","key":"575_CR6","doi-asserted-by":"publisher","first-page":"625","DOI":"10.1016\/S0920-5632(99)00615-5","volume":"78","author":"P. Jarron","year":"1999","unstructured":"Jarron, P., Anelli, G., Calin, T., Consculluela, J., Campbell, M., Delmastro, M., Faccio, F., Giraldo, A., Heijne, E., Kloukinas, K., Letheren, M., Nicoladis, M., Moreira, P., Paccagnella, A., Marchioro, A., Snoeys, W., Velazco, R. (1999): Deep submicron CMOS technologies for the LHC experiments. Nucl. Phys. B, Proc. Suppl., 78(1\u20133), 625\u2013634.","journal-title":"Nucl. Phys. B, Proc. Suppl."},{"issue":"6","key":"575_CR7","doi-asserted-by":"publisher","first-page":"2542","DOI":"10.1109\/TNS.2005.860717","volume":"52","author":"C. Champion","year":"2005","unstructured":"Champion, C., La Rue, G. (2005): Accurate SPICE models for CMOS analog radiation-hardness-by-design. IEEE Trans. Nucl. Sci., 52(6), 2542\u20132549.","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"575_CR8","volume-title":"Operation and modeling of the MOS transistor","author":"Y. Tsividis","year":"1999","unstructured":"Tsividis, Y. (1999): Operation and modeling of the MOS transistor. New York: McGraw-Hill."},{"key":"575_CR9","volume-title":"IEEE aerospace conference","author":"K. Strohbehn","year":"2004","unstructured":"Strohbehn, K., Martin, M. (2004): Spice macro models for annular MOSFETS. In IEEE aerospace conference, Bozeman, MT."},{"key":"575_CR10","doi-asserted-by":"publisher","first-page":"981","DOI":"10.1016\/S0038-1101(00)00010-1","volume":"44","author":"A. Giraldo","year":"2000","unstructured":"Giraldo, A., Paccagnella, A., Minzioni, A. (2000): Aspect ratio calculation in N-channel MOSFETs with a gate-enclosed layout. Solid-State Electron., 44, 981\u2013989.","journal-title":"Solid-State Electron."},{"issue":"8","key":"575_CR11","volume":"32","author":"F. Xue","year":"2011","unstructured":"Xue, F., Ping, L., Wei, L., Bin, Z., Xiaodong, X., Gang, W., Bin, H., Yahon, Z. (2011): Gate-enclosed NMOS transistors. J. Semicond., 32(8), 084002.1.","journal-title":"J. Semicond."},{"key":"575_CR12","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1016\/S0168-9002(99)00899-2","volume":"439","author":"W. Snoeys","year":"2000","unstructured":"Snoeys, W., Faccio, F., Burns, M., Campbell, M., Cantatore, E., Carrer, N., Casagrande, L., Cavagnoli, A. (2000): Layout techniques to enhance the radiation tolerance of standard CMOS technologies demonstrated on a pixel detector readout chip. Nucl. Instrum. Methods Phys. Res. A, 439, 349\u2013360.","journal-title":"Nucl. Instrum. Methods Phys. Res. A"},{"key":"575_CR13","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1142\/S0129156404002417","volume":"14","author":"N. Nowlin","year":"2004","unstructured":"Nowlin, N., Bailey, J., Turfler, B., Alexander, D. (2004): A total-dose hardening-by-design approach for high speed mixed-signal CMOS integrated circuits. Int. J. High Speed Electron. Syst., 14, 367\u2013378.","journal-title":"Int. J. High Speed Electron. Syst."},{"key":"575_CR14","volume-title":"4th international workshop on analogue and mixed-signal integrated circuits for space applications","author":"J. Ramos-Martos","year":"2012","unstructured":"Ramos-Martos, J., Arias-Drake, A., Ragel-Morales, A., Ceballos-Caceres, J., Mora-Gutierrez, J., Pinero-Garcia, B., Munoz-Diaz, M., Lagos-Florido, M., Sordo-Ibanez, S., Espejo-Meana, S. (2012): Evaluation of the AMS 0.35 nm CMOS technology for use in space applications. In 4th international workshop on analogue and mixed-signal integrated circuits for space applications, Noordwijk, Netherlands: AMICSA."},{"key":"575_CR15","volume-title":"VII Latin American Symposium on Circuits and Systems (LASCAS)","author":"G. Cardoso","year":"2016","unstructured":"Cardoso, G., Balen, T. (2016): Study of layout extraction accuracy on \n                    \n                      \n                    \n                    \n                      \n                        W\n                        \/\n                        L\n                      \n                    \n                    $W\/L$\n                   estimation of ELT in analog design flow. In VII Latin American Symposium on Circuits and Systems (LASCAS), Foz do Iguacu."},{"key":"575_CR16","volume-title":"Semiconductor material and device characterization","author":"D. Schroder","year":"2006","unstructured":"Schroder, D. (2006): Semiconductor material and device characterization. New York: Wiley."}],"container-title":["e & i Elektrotechnik und Informationstechnik"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00502-017-0575-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00502-017-0575-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00502-017-0575-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,16]],"date-time":"2019-01-16T19:54:33Z","timestamp":1547668473000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00502-017-0575-2"}},"subtitle":["Modelling of the equivalent channel dimensions of\u00a0integrated MOS transistors in radiation-hardened enclosed layout"],"short-title":[],"issued":{"date-parts":[[2018,1,17]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,2]]}},"alternative-id":["575"],"URL":"https:\/\/doi.org\/10.1007\/s00502-017-0575-2","relation":{},"ISSN":["0932-383X","1613-7620"],"issn-type":[{"value":"0932-383X","type":"print"},{"value":"1613-7620","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1,17]]},"assertion":[{"value":"13 September 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 November 2017","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 January 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}