{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T10:34:44Z","timestamp":1771065284220,"version":"3.50.1"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T00:00:00Z","timestamp":1704758400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T00:00:00Z","timestamp":1704758400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"name":"Johannes Kepler University Linz"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Elektrotech. Inftech."],"published-print":{"date-parts":[[2024,3]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>This paper presents the design of a self-clocked 12-bit non-binary fully differential SAR-ADC using the SKY130 open-source PDK. The entire mixed-signal circuit design and layout were created with free and open-source software. The ADC reaches a sample rate of up to 1.44\u202fMS\/s at 1.8\u202fV supply while consuming 703\u202f<jats:inline-formula><jats:alternatives><jats:tex-math>$$\\upmu$$<\/jats:tex-math><mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\">\n                  <mml:mi>\u03bc<\/mml:mi>\n                <\/mml:math><\/jats:alternatives><\/jats:inline-formula>W of power on a small 0.175\u202fmm<jats:inline-formula><jats:alternatives><jats:tex-math>$${}^{2}$$<\/jats:tex-math><mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\">\n                  <mml:msup>\n                    <mml:mi\/>\n                    <mml:mn>2<\/mml:mn>\n                  <\/mml:msup>\n                <\/mml:math><\/jats:alternatives><\/jats:inline-formula> area. A configurable decimation filter can increase the ADC resolution up to 16\u202fbits while using an oversampling factor of 256. A 9\u2011bit thermometer-coded and 3\u2011bit binary-coded DAC matrix using a 448\u202faF waffle-capacitor results in a total capacitance of 1.83\u202fpF per input. Realizations of configurable analog functions using the form factor of SKY130 high-density standard cells allow the parametrization of an analog circuit in a hardware description language and hardening of the macro in an intentionally digital workflow.<\/jats:p>","DOI":"10.1007\/s00502-023-01195-5","type":"journal-article","created":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T15:48:06Z","timestamp":1704815286000},"page":"76-87","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Open-source design of integrated circuits","Einsatz freier und quelloffener Software f\u00fcr den Entwurf integrierter Schaltungen"],"prefix":"10.1007","volume":"141","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-0351-752X","authenticated-orcid":false,"given":"Patrick","family":"Fath","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel","family":"Moser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georg","family":"Zachl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1519-076X","authenticated-orcid":false,"given":"Harald","family":"Pretl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,1,9]]},"reference":[{"key":"1195_CR1","doi-asserted-by":"crossref","unstructured":"Ajayi T, Blaauw D, Chan TB, Cheng CK, Chhabria V, Choo DK, Coltella M, Dreslinski RG, Foga\u00e7a M, Hashemi SM, Ibrahim AA, Kahng AB, Kim M, Li J, Liang Z, Mallappa U, P\u00e9nzes PI, Pradipta G, Reda S, Rovinski A, Samadi K, Sapatnekar SS, Saul LK, Sechen C, Srinivas V, Swartz W, Sylvester D, Urquhart D, Wang L, Woo M, Xu B (2019) OpenROAD: Toward a self-driving, open-source digital layout implementation tool chain. In: Archive University of Minnesota.https:\/\/api.semanticscholar.org\/CorpusID:210937106. Accessed 15-12-2023","DOI":"10.1145\/3316781.3326334"},{"key":"1195_CR2","series-title":"Conference","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3316781.3326334","volume-title":"Toward an open-source digital flow: first learnings from the OpenROAD project. Proceedings of the 56th annual design automation","author":"T Ajayi","year":"2019","unstructured":"Ajayi T, Chhabria VA, Foga\u00e7a M, Hashemi S, Hosny A, Kahng AB, Kim M, Lee J, Mallappa U, Neseem M, Pradipta G, Reda S, Saligane M, Sapatnekar SS, Sechen C, Shalan M, Swartz W, Wang L, Wang Z, Woo M, Xu B (2019pp) Toward an open-source digital flow: first learnings from the OpenROAD project. Proceedings of the 56th annual design automation. Conference, vol 2019, pp 1\u20134 https:\/\/doi.org\/10.1145\/3316781.3326334"},{"key":"1195_CR3","unstructured":"Beal DA et al (2023) 10b SAR ADC developed at the University of Alabama. https:\/\/github.com\/UAH-IC-Design-Team\/sky130-10-bit-SAR-ADC. Accessed 15-12-2023"},{"key":"1195_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/CICC.2019.8780150","volume-title":"IEEE Custom Integrated Circuits Conference","author":"HS Bindra","year":"2019","unstructured":"Bindra HS, Annema AJ, Wienk G, Nauta B, Louwsma SM (2019) A\u00a04MS\/s 10b SAR ADC with integrated Class\u2011A buffers in 65nm CMOS with near rail-to-rail input using a\u00a0single 1.2 V supply. In: IEEE Custom Integrated Circuits Conference, pp 1\u20134 https:\/\/doi.org\/10.1109\/CICC.2019.8780150"},{"key":"1195_CR5","unstructured":"Blender \u2013 free and open 3D creation software. https:\/\/www.blender.org. Accessed 20-09-2023"},{"issue":"12","key":"1195_CR6","doi-asserted-by":"publisher","first-page":"2669","DOI":"10.1109\/JSSC.2006.884231","volume":"41","author":"SWM Chen","year":"2006","unstructured":"Chen SWM, Brodersen RW (2006) A\u00a06-bit 600-MS\/s 5.3-mW asynchronous ADC in 0.13-$$\\upmu$$m CMOS. IEEE J Solid-State Circuits 41(12):2669\u20132680. https:\/\/doi.org\/10.1109\/JSSC.2006.884231","journal-title":"IEEE J Solid-State Circuits"},{"key":"1195_CR7","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","volume":"53","author":"LT Clark","year":"2016","unstructured":"Clark LT, Vashishtha V, Shifren L, Gujja A, Sinha S, Cline B, Ramamurthy C, Yeric G (2016) ASAP7: A\u00a07-nm finFET predictive process design kit. Microelectronics\u00a0J 53:105\u2013115. https:\/\/doi.org\/10.1016\/j.mejo.2016.04.006","journal-title":"Microelectronics J"},{"key":"1195_CR8","unstructured":"Docker website. https:\/\/www.docker.com. Accessed 26-09-2023"},{"key":"1195_CR9","unstructured":"Edwards RT Magic VLSI layout tool. https:\/\/github.com\/rtimothyedwards\/magic. Accessed 19-09-2023"},{"key":"1195_CR10","unstructured":"Edwards RT Netgen complete LVS tool for comparing SPICE or Verilog netlists. https:\/\/github.com\/rtimothyedwards\/netgen. Accessed 19-09-2023"},{"issue":"2","key":"1195_CR11","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/mdat.2021.3050000","volume":"38","author":"RT Edwards","year":"2021","unstructured":"Edwards RT, Shalan M, Kassem M (2021) Real silicon using open-source EDA. IEEE Des Test 38(2):38\u201344. https:\/\/doi.org\/10.1109\/mdat.2021.3050000","journal-title":"IEEE Des Test"},{"key":"1195_CR12","doi-asserted-by":"publisher","first-page":"244","DOI":"10.1109\/ISSCC.2008.4523148","volume-title":"IEEE International Solid-State Circuits Conference \u2013 Digest of Technical Papers","author":"M van Elzakker","year":"2008","unstructured":"van Elzakker M, van Tuijl E, Geraedts P, Schinkel D, Klumperink E, Nauta B (2008) A\u00a01.9 $$\\upmu$$W 4.4 fJ\/conversion-step 10b 1MS\/s charge-redistribution ADC. In: IEEE International Solid-State Circuits Conference \u2013 Digest of Technical Papers, pp 244\u2013610 https:\/\/doi.org\/10.1109\/ISSCC.2008.4523148"},{"key":"1195_CR13","unstructured":"gdsiistl: Converts GDSII files to STL files. https:\/\/github.com\/andrsmllr\/gdsiistl. Accessed 20-09-2023"},{"key":"1195_CR14","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1109\/ISSCC.2002.992993","volume-title":"IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)","author":"F Kuttner","year":"2002","unstructured":"Kuttner F (2002) A\u00a01.2V 10b 20MSample\/s non-binary successive approximation ADC in 0.13$$\\upmu$$m CMOS. In: IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), vol 1, pp 176\u2013177 https:\/\/doi.org\/10.1109\/ISSCC.2002.992993"},{"key":"1195_CR15","unstructured":"K\u00f6fferlein M KLayout. https:\/\/github.com\/KLayout\/klayout. Accessed 19-09-2023"},{"issue":"6","key":"1195_CR16","doi-asserted-by":"publisher","first-page":"983","DOI":"10.1109\/JSSC.1986.1052639","volume":"21","author":"T Miki","year":"1986","unstructured":"Miki T, Nakamura Y, Nakaya M, Asai S, Akasaka Y, Horiba Y (1986) An 80-MHz 8\u2011bit CMOS D\/A converter. IEEE J Solid-State Circuits 21(6):983\u2013988. https:\/\/doi.org\/10.1109\/JSSC.1986.1052639","journal-title":"IEEE J Solid-State Circuits"},{"key":"1195_CR17","unstructured":"Moser M (2023) Design of a low-power 12-bit non-binary charge-redistribution SAR-ADC utilizing the SKY130 open-source technology. https:\/\/epub.jku.at\/urn\/urn:nbn:at:at-ubl:1-62352. Accessed 15-12-2023"},{"key":"1195_CR18","unstructured":"Moser M (2023) GitHub repository of the SKY130 SAR-ADC. https:\/\/github.com\/iic-jku\/SKY130_SAR-ADC1. Accessed 15-12-2023"},{"key":"1195_CR19","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1109\/Austrochip61217.2023.10285152","volume-title":"Austrochip Workshop on Microelectronics (Austrochip)","author":"M Moser","year":"2023","unstructured":"Moser M, Fath P, Zachl G, Pretl H (2023) An open-source 1.44-MS\/s 703-$$\\upmu$$W 12-bit non-binary SAR-ADC using 448-aF capacitors in 130-nm CMOS. In: Austrochip Workshop on Microelectronics (Austrochip), pp 2\u20135 https:\/\/doi.org\/10.1109\/Austrochip61217.2023.10285152"},{"key":"1195_CR20","unstructured":"Nagel LW, Pederson D (1973) SPICE (simulation program with integrated circuit emphasis). Tech. Rep. UCB\/ERL M382, EECS Department, University of California, Berkeley.  http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/1973\/22871.html. Accessed 15-12-2023"},{"key":"1195_CR21","unstructured":"ngspice. https:\/\/ngspice.sourceforge.io. Accessed 19-09-2023"},{"key":"1195_CR22","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1109\/APCCAS.2010.5774747","volume-title":"IEEE Asia Pacific Conference on Circuits and Systems","author":"T Ogawa","year":"2010","unstructured":"Ogawa T, Matsuura T, Kobayashi H, Takai N, Hotta M, San H, Abe A, Yagi K, Mori T (2010) Non-binary SAR ADC with digital error correction for low power applications. In: IEEE Asia Pacific Conference on Circuits and Systems, vol 2010, pp 196\u2013199 https:\/\/doi.org\/10.1109\/APCCAS.2010.5774747"},{"key":"1195_CR23","unstructured":"OpenLane. https:\/\/github.com\/The-OpenROAD-Project\/OpenLane. Accessed 19-09-2023"},{"key":"1195_CR24","unstructured":"The-OpenROAD-Project. https:\/\/github.com\/The-OpenROAD-Project\/OpenROAD. Accessed 19-09-2023"},{"key":"1195_CR25","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1109\/DAC.1984.1585789","volume-title":"21st Design Automation Conference Proceedings","author":"J Ousterhout","year":"1984","unstructured":"Ousterhout J, Hamachi G, Mayo R, Scott W, Taylor G (1984) Magic: A\u00a0VLSI layout system. In: 21st Design Automation Conference Proceedings, pp 152\u2013159 https:\/\/doi.org\/10.1109\/DAC.1984.1585789"},{"key":"1195_CR26","unstructured":"Pretl H JKU IIC OSIC-Multitool for open-source IC design for SKY130. https:\/\/github.com\/iic-jku\/osic-multitool. Accessed 19-09-2023"},{"key":"1195_CR27","unstructured":"Pretl H, Zachl G (2023) GitHub repository of the IIC OSIC TOOLS. https:\/\/github.com\/iic-jku\/IIC-OSIC-TOOLS. Accessed 15-12-2023"},{"key":"1195_CR28","volume-title":"Design of Analog CMOS IC","author":"B Razavi","year":"2016","unstructured":"Razavi B (2016) Design of Analog CMOS IC, 2nd\u00a0edn. McGraw-Hill","edition":"2"},{"key":"1195_CR29","unstructured":"Schippers S Xschem. https:\/\/github.com\/StefanSchippers\/xschem. Accessed 19-09-2023"},{"key":"1195_CR30","unstructured":"Schmickl S (2021) Design methodology and development of battery-less SoCs for bio-sensing. https:\/\/epub.jku.at\/urn:nbn:at:at-ubl:1-43787. Accessed 15-12-2023"},{"key":"1195_CR31","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ICECS49266.2020.9294971","volume-title":"27th IEEE international conference on electronics, circuits and systems (ICECS)","author":"S Schmickl","year":"2020","unstructured":"Schmickl S, Faseth T, Pretl H (2020) An untrimmed 14-bit non-binary SAR-ADC using 0.37 fF-capacitors in 180 nm for 1.1 $$\\upmu$$W at 4 kS\/s. In: 27th IEEE international conference on electronics, circuits and systems (ICECS), pp 1\u20134 https:\/\/doi.org\/10.1109\/ICECS49266.2020.9294971"},{"key":"1195_CR32","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1109\/A-SSCC47793.2019.9056894","volume-title":"IEEE Asian Solid-State Circuits Conference (A-SSCC)","author":"MJ Seo","year":"2019","unstructured":"Seo MJ, Jin DH, Kim YD, Kim JP, Chang DJ, Lim WM, Chung JH, Park CU, An EJ, Ryu ST (2019) A\u00a0single-supply buffer-embedding SAR ADC with skip-reset having inherent chopping capability. In: IEEE Asian Solid-State Circuits Conference (A-SSCC), pp 189\u2013192 https:\/\/doi.org\/10.1109\/A-SSCC47793.2019.9056894"},{"key":"1195_CR33","first-page":"1","volume-title":"IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"M Shalan","year":"2020","unstructured":"Shalan M, Edwards T (2020) Building OpenLANE: A\u00a0130nm OpenROAD-based tapeout-proven flow: Invited paper. In: IEEE\/ACM International Conference On Computer Aided Design (ICCAD), pp 1\u20136"},{"key":"1195_CR34","unstructured":"Open source process design kit for usage with SkyWater Technology Foundry\u2019s 130nm node. https:\/\/github.com\/google\/skywater-pdk. Accessed 19-09-2023"},{"key":"1195_CR35","unstructured":"SkyWater SKY130 PDK 0.0.0-369-g7198cf6 documentation. https:\/\/skywater-pdk.readthedocs.io\/en\/main\/index.html. Accessed 20-09-2023"},{"key":"1195_CR36","unstructured":"Snyder W Verilator open-source systemverilog simulator and lint system. https:\/\/github.com\/verilator\/verilator. Accessed 19-09-2023"},{"issue":"6","key":"1195_CR37","doi-asserted-by":"publisher","first-page":"379","DOI":"10.1109\/JSSC.1975.1050630","volume":"10","author":"R Suarez","year":"1975","unstructured":"Suarez R, Gray P, Hodges D (1975) All-MOS charge redistribution analog-to-digital conversion techniques. I. IEEE J Solid-State Circuits 10(6):379\u2013385. https:\/\/doi.org\/10.1109\/JSSC.1975.1050630","journal-title":"IEEE J Solid-State Circuits"},{"key":"1195_CR38","unstructured":"Williams S Icarus Verilog. https:\/\/github.com\/steveicarus\/iverilog. Accessed 19-09-2023"},{"key":"1195_CR39","unstructured":"Wolf C Yosys open synthesis suite. https:\/\/github.com\/YosysHQ\/yosys. Accessed 19-09-2023"},{"key":"1195_CR40","unstructured":"Wolf C, Glaser J (2013) Yosys \u2013 a free Verilog synthesis suite. https:\/\/api.semanticscholar.org\/CorpusID:202611483. Accessed 15-12-2023"},{"key":"1195_CR41","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3400302.3415736","volume-title":"The missing pieces of open design enablement. Proceedings of the 39th International Conference on Computer-Aided Design","author":"Y Xie","year":"2020","unstructured":"Xie Y, Ansell T, Saligane M (2020) The missing pieces of open design enablement. Proceedings of the 39th International Conference on Computer-Aided Design, pp 1\u20138 https:\/\/doi.org\/10.1145\/3400302.3415736"},{"key":"1195_CR42","unstructured":"The Xyce\u2122 Parallel Electronic Simulator. https:\/\/github.com\/Xyce\/Xyce. Accessed 19-09-2023"},{"key":"1195_CR43","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1109\/A-SSCC47793.2019.9056963","volume-title":"IEEE Asian Solid-State Circuits Conference (A-SSCC)","author":"JS Yoon","year":"2019","unstructured":"Yoon JS, Hong J, Kim J (2019) A\u00a0digitally-calibrated 70.98dB-SNDR 625kHz-bandwidth temperature-tolerant 2nd-order noise-shaping SAR ADC in 65nm CMOS. In: IEEE Asian Solid-State Circuits Conference (A-SSCC), pp 195\u2013196 https:\/\/doi.org\/10.1109\/A-SSCC47793.2019.9056963"}],"container-title":["e+i Elektrotechnik und Informationstechnik"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00502-023-01195-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00502-023-01195-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00502-023-01195-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,6]],"date-time":"2024-03-06T16:16:15Z","timestamp":1709741775000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00502-023-01195-5"}},"subtitle":["An open-sourced 1.44-MS\/s 703-\u03bcW 12-bit non-binary SAR-ADC using 448-aF capacitors in 130-nm CMOS","Ein quelloffener 1,44-MS\/s 703-\u03bcW 12-bit nichtbin\u00e4rer SAR-ADC mit 448-aF Kondensatoren in einem 130-nm CMOS-Prozess"],"short-title":[],"issued":{"date-parts":[[2024,1,9]]},"references-count":43,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,3]]}},"alternative-id":["1195"],"URL":"https:\/\/doi.org\/10.1007\/s00502-023-01195-5","relation":{},"ISSN":["0932-383X","1613-7620"],"issn-type":[{"value":"0932-383X","type":"print"},{"value":"1613-7620","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1,9]]},"assertion":[{"value":"29 September 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 November 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 January 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}