{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T17:34:21Z","timestamp":1762623261025},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,7,11]],"date-time":"2010-07-11T00:00:00Z","timestamp":1278806400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Neural Comput & Applic"],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1007\/s00521-010-0423-3","type":"journal-article","created":{"date-parts":[[2010,7,11]],"date-time":"2010-07-11T22:04:34Z","timestamp":1278885874000},"page":"195-202","source":"Crossref","is-referenced-by-count":23,"title":["Neural network training based on FPGA with floating point number format and it\u2019s performance"],"prefix":"10.1007","volume":"20","author":[{"given":"Mehmet Ali","family":"\u00c7avu\u015flu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cihan","family":"Karakuzu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suhap","family":"\u015eahin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehmet","family":"Yakut","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,7,11]]},"reference":[{"key":"423_CR1","volume-title":"Neural networks a comprehensive foundation","author":"S Haykin","year":"1994","unstructured":"Haykin S (1994) Neural networks a comprehensive foundation. Macmillan College Publishing, Englewood Cliffs"},{"issue":"1","key":"423_CR2","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/72.80202","volume":"1","author":"KS Narendra","year":"1990","unstructured":"Narendra KS, Parthasaraty K (1990) Identification and control of dynamical systems using neural networkworks. IEEE Trans Neural Netw 1(1):4\u201327","journal-title":"IEEE Trans Neural Netw"},{"issue":"1","key":"423_CR3","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1111\/j.1540-8159.1993.tb01567.x","volume":"16","author":"S Farrugia","year":"1993","unstructured":"Farrugia S, Yee H, Nickolls P (1993) Implantable cardioverter defibrillator electrogram recognition with a multiplayer perceptron. PACE: Pacing Clin Electrophysiol 16(1):228\u2013234","journal-title":"PACE: Pacing Clin Electrophysiol"},{"key":"423_CR4","unstructured":"\u00c7avu\u015flu MA, Karakaya F, Altun H (2008) \u00c7KA Tipi Yapay Sinir A\u011fi Kullan\u0131larak Plaka Yeri Tespitinin FPGA\u2019da Donan\u0131msal Ger\u00e7eklenmesi. In: Proceedings of Ak\u0131ll\u0131 Sistemlerde Yenilikler ve Uygulamalar Sempozyumu 2008 (ASYU 2008) Isparta, Turkey (in Turkish)"},{"key":"423_CR5","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1016\/0743-7315(92)90070-4","volume":"14","author":"U Ramache","year":"1992","unstructured":"Ramache U (1992) SYNAPSE: a neurocomputer that synthesize neural algorithms on paralel systolic engine. J Parallel Distrib Comput 14:306\u2013318","journal-title":"J Parallel Distrib Comput"},{"key":"423_CR6","first-page":"223","volume-title":"Parallel digital implementations of neural networks","author":"J Burr","year":"1993","unstructured":"Burr J (1993) Digital neurochip design. In: Przytula KW, Prasanna VK (eds) Parallel digital implementations of neural networks. Prentice Hall, Englewood Cliffs, pp 223\u2013281"},{"issue":"1","key":"423_CR7","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1016\/0925-2312(93)90022-U","volume":"5","author":"U Rucket","year":"1993","unstructured":"Rucket U, Funke A, Pintake C (1993) Acceleratorboard for neural associative memories. Neurocomputing 5(1):39\u201349","journal-title":"Neurocomputing"},{"key":"423_CR8","doi-asserted-by":"crossref","unstructured":"Morgan P, Ferguson A, Bolouri H (1994) Cost-performance analysis of FPGA, VLSI and WSI implementations of a RAM-based neural network. In: Proceedings of the 4th international conference on microelectronics for neural networks and fuzzy systems. Turin, Italy, pp 235-243","DOI":"10.1109\/ICMNN.1994.593715"},{"key":"423_CR9","doi-asserted-by":"crossref","unstructured":"Krips M, Lammert T, Kummert A (2002) FPGA implementation of a neural network for a real-time hand tracking system. In: Proceedings of the first IEEE international workshop on electronic design, test and applications. pp 313\u2013317","DOI":"10.1109\/DELTA.2002.994637"},{"key":"423_CR10","unstructured":"Ossoinig H, Reisinger E, Steger C, Weiss R (1996) Design and FPGA-implementation of a neural network. In: Proceedings of the 7th international conference on signal processing applications & technology. Boston, USA, pp 939\u2013943"},{"key":"423_CR11","doi-asserted-by":"crossref","first-page":"1105","DOI":"10.1007\/11893295_122","volume":"4234","author":"S Sahin","year":"2006","unstructured":"Sahin S, Becerikli Y, Yazici S (2006) Neural network implementation in hardware using FPGAs. Lect Notes Comput Sci 4234:1105\u20131112","journal-title":"Lect Notes Comput Sci"},{"key":"423_CR12","doi-asserted-by":"crossref","unstructured":"Zhu J, Milne GJ, Gunther BK (1999) Towards an FPGA based reconfigurable computing environment for neural network implementations. 9th international conference on artificial neural networks:ICANN\u201999 Edinburgh UK, IEE Conf Pub 2(CP470):661\u2013666. doi: 10.1049\/cp:19991186","DOI":"10.1049\/cp:19991186"},{"key":"423_CR13","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1007\/0-387-28487-7_2","volume-title":"FPGA implementations of neural networks","author":"M Mousa","year":"2006","unstructured":"Mousa M, Areibi S, Nichols K (2006) On the arithmetic precision for implementing back-propagation networks on FPGA: a case study. In: Omondi AR, Rajapakse JC (eds) FPGA implementations of neural networks. Springer, US, pp 37\u201361"},{"issue":"1","key":"423_CR14","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1109\/TNN.2006.883002","volume":"18","author":"AW Savich","year":"2007","unstructured":"Savich AW, Moussa M, Areibi S (2007) The impact of arithmetic representation on implementing MLP-BP on FPGAs: a study. IEEE Trans Neural Netw 18(1):240\u2013252","journal-title":"IEEE Trans Neural Netw"},{"key":"423_CR15","volume-title":"Neural networks a comprehensive foundation","author":"S Haykin","year":"1999","unstructured":"Haykin S (1999) Neural networks a comprehensive foundation, 2nd edn. Prentice Hall, NJ","edition":"2"},{"issue":"1","key":"423_CR16","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/72.80206","volume":"1","author":"M Stevenson","year":"1990","unstructured":"Stevenson M, Winter R, Widrow B (1990) Sensitivity of feedforward neural networks to weight errors. IEEE Trans Neural Netw 1(1):71\u201380","journal-title":"IEEE Trans Neural Netw"},{"key":"423_CR17","unstructured":"\u00c7avu\u015flu MA, Karakuzu C, \u015eahin S (2006) Neural network hardware implementation using FPGA. In: ISEECE 2006 3rd international symposium on electrical, electronic and computer engineering symposium proceedings. TRNC, Nicosia, pp 287\u2013290"},{"key":"423_CR18","unstructured":"Az I, \u015eahin S, Karakuzu C, \u00c7avu\u015flu MA (2006) Implementation of FFT and IFFT Algorithms in FPGA. In: ISEECE 2006 3rd international symposium on electrical, electronic and computer engineering symposium proceedings. TRNC, Nicosia, pp 7\u201310"},{"key":"423_CR19","unstructured":"\u00c7avu\u015flu MA, Dikme\u015fe S, Sahin S, K\u00fc\u00e7\u00fck\u00a0K, Kavak A (2006) Ak\u0131ll\u0131 Anten Algoritmalar\u0131n\u0131n IEEE 754 Kayan Say\u0131 Format\u0131 ile FPGA Tabanl\u0131 Ger\u00e7eklenmesi ve Performans Analizi. In: Proceedings of URSI-T\u00dcRK\u0130YE\u2019 2006 3. B\u0130L\u0130MSEL KONGRES\u0130. Ankara, Turkey, pp 610\u2013612 (in Turkish)"},{"key":"423_CR20","doi-asserted-by":"crossref","unstructured":"Az I, Sahin S, Cavuslu MA (2007) Implementation of fast fourier and inverse fast fourier transforms in FPGA. In Proceedings of IEEE 15th signal processing and communications applications SIU 2007. Eskisehir, Turkey, pp 1\u20134","DOI":"10.1109\/SIU.2007.4298559"},{"key":"423_CR21","unstructured":"Belanovic P (2002) Library of parameterized hardware modules for floating-point arithmetic with an example application. Dissertation, Northeastern University"},{"key":"423_CR22","unstructured":"Elliot D L (1993) A better activation function for artificial neural networks. Technical Research Report T.R. 93-8, Institute for Systems Research, University of Maryland"},{"key":"423_CR23","unstructured":"Tveter DR (1998) Backpropagator\u2019s Review. http:\/\/www.dontveter.com\/bpr\/activate.html . Accessed 28 May 2010"},{"key":"423_CR24","unstructured":"Gallagher S (2004) Accelerating DSP Algorithms Using FPGAs. http:\/\/klabs.org\/mapld04\/presentations\/session_p\/p188_gallagher_s.ppt . p 6, Accessed 28 May 2010"},{"key":"423_CR25","unstructured":"Vishwanathan A, FPGA implementation of network printer (an overview). http:\/\/www25.brinkster.com\/anandv98\/projects\/nwprinter.asp . Accessed 28 May 2010"}],"container-title":["Neural Computing and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00521-010-0423-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00521-010-0423-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00521-010-0423-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T23:22:27Z","timestamp":1559258547000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00521-010-0423-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7,11]]},"references-count":25,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2011,3]]}},"alternative-id":["423"],"URL":"https:\/\/doi.org\/10.1007\/s00521-010-0423-3","relation":{},"ISSN":["0941-0643","1433-3058"],"issn-type":[{"value":"0941-0643","type":"print"},{"value":"1433-3058","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,7,11]]}}}