{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:48:11Z","timestamp":1775746091841,"version":"3.50.1"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2015,7,3]],"date-time":"2015-07-03T00:00:00Z","timestamp":1435881600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Computing"],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1007\/s00607-015-0464-7","type":"journal-article","created":{"date-parts":[[2015,7,2]],"date-time":"2015-07-02T03:27:13Z","timestamp":1435807633000},"page":"279-301","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":22,"title":["Energy-aware assignment and scheduling for hybrid main memory in embedded systems"],"prefix":"10.1007","volume":"98","author":[{"given":"Guohui","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Guan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zili","family":"Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,7,3]]},"reference":[{"key":"464_CR1","doi-asserted-by":"crossref","unstructured":"Eilertand S, Leinwander M, Crisenza G (2009) Phase change memory: a new memory enables new memory usage models. In: Proceedings of the 2009 IEEE international memory workshop (IMW \u201909), pp 1\u20132","DOI":"10.1109\/IMW.2009.5090604"},{"key":"464_CR2","doi-asserted-by":"crossref","unstructured":"Qureshi MK, Srinivasan V, Rivers JA (2009) Scalable high performance main memory system using phase-change memory technology. In: Proceedings of the 2009 international symposium on computer architecture (ISCA \u201909), pp 24\u201333","DOI":"10.1145\/1555754.1555760"},{"key":"464_CR3","doi-asserted-by":"crossref","unstructured":"Dhiman G, Ayoub R, Rosing T (2009) PDRAM: a hybrid pram and dram main memory system. In: Proceedings of the 46th ACM\/IEEE design automation conference (DAC \u201909), pp 664\u2013669","DOI":"10.1145\/1629911.1630086"},{"issue":"7","key":"464_CR4","doi-asserted-by":"crossref","first-page":"994","DOI":"10.1109\/TCAD.2012.2185930","volume":"31","author":"X Dong","year":"2012","unstructured":"Dong X, Xu C, Xie Y, Jouppi N (2012) NVSim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans Comput Aided Des Integr Circuits Syst 31(7):994\u20131007","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"464_CR5","doi-asserted-by":"crossref","unstructured":"Zhou P, Zhao B, Yang J, Zhang Y (2009) A durable and energy efficient main memory using phase change memory technology. In: Proceedings of the 36th annual international symposium on computer architecture (ISCA \u201909), New York, NY, USA. ACM, pp 14\u201323","DOI":"10.1145\/1555754.1555759"},{"issue":"7","key":"464_CR6","doi-asserted-by":"crossref","first-page":"1271","DOI":"10.1109\/TVLSI.2012.2208129","volume":"21","author":"W Tian","year":"2013","unstructured":"Tian W, Zhao Y, Shi L, Li Q, Li J, Xue C et al (2013) Task allocation on nonvolatile-memory-based hybrid main memory. IEEE Trans Very Large Scale Integr (VLSI) Syst 21(7):1271\u20131284","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"464_CR7","doi-asserted-by":"crossref","unstructured":"Zhou M, Du Y, Childers B, Melhem R, Moss\u00e9 D (2012) Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems. ACM Trans Archit Code Optim 8(4):53:1\u201353:21","DOI":"10.1145\/2086696.2086732"},{"key":"464_CR8","unstructured":"Yu C, Jie R, Hui Z, Chun SY (2006) Dynamic binary translation and optimization in a whole-system emulator-skyeye. In: Proceedings of the 2006 international conference on parallel processing workshops (ICPP \u201906), pp 327\u2013336"},{"key":"464_CR9","doi-asserted-by":"crossref","unstructured":"Guthaus M, Ringenberg J, Ernst D, Austin T, Mudge T, Brown R (2001) Mibench: a free, commercially representative embedded benchmark suite. In: Proceedings of the 2001 IEEE international workshop on workload characterization (WWC-4 2001), pp 3\u201314","DOI":"10.1109\/WWC.2001.990739"},{"key":"464_CR10","doi-asserted-by":"crossref","unstructured":"Powell M, Yang SH, Falsafi B, Roy K, Vijaykumar T (2000) Gated-vdd: a circuit technique to reduce leakage in deep-submicron cache memories. In: Proceedings of the 2000 international symposium on low power electronics and design, 2000. ISLPED \u201900, pp 90\u201395","DOI":"10.1145\/344166.344526"},{"key":"464_CR11","doi-asserted-by":"crossref","unstructured":"Sun G, Niu D, Ouyang J, Xie Y (2011) A frequent-value based pram memory architecture. In: Proceedings of the 16th Asia and South Pacific design automation conference (ASP-DAC \u201911), pp 211\u2013216","DOI":"10.1109\/ASPDAC.2011.5722186"},{"key":"464_CR12","doi-asserted-by":"crossref","unstructured":"Cintra M, Linkewitsch N (2013) Characterizing the impact of process variation on write endurance enhancing techniques for non-volatile memory systems. In: Proceedings of the ACM SIGMETRICS\/international conference on measurement and modeling of computer systems (SIGMETRICS \u201913), New York, NY, USA. ACM, pp 217\u2013228","DOI":"10.1145\/2465529.2465755"},{"key":"464_CR13","doi-asserted-by":"crossref","unstructured":"Cho S, Lee H (2009) Flip-N-write: a simple deterministic technique to improve pram write performance, energy and endurance. In: Proceedings of the 42nd annual IEEE\/ACM international symposium on microarchitecture (MICRO-42 \u201909), pp 347\u2013357","DOI":"10.1145\/1669112.1669157"},{"key":"464_CR14","doi-asserted-by":"crossref","unstructured":"Yoon H, Meza J, Ausavarungnirun R, Harding R, Mutlu O (2011) Row buffer locality-aware data placement in hybrid memories. Technical Report. CMU","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"464_CR15","doi-asserted-by":"crossref","unstructured":"Zhang W, Li T (2009) Exploring phase change memory and 3D die-stacking for power\/thermal friendly, fast and durable memory architectures. In: Proceedings of the 18th international conference on parallel architectures and compilation techniques (PACT \u201909), pp 101\u2013112","DOI":"10.1109\/PACT.2009.30"},{"key":"464_CR16","unstructured":"Joo Y, Niu D, Dong X, Sun G, Chang N, Xie Y (2010) Energy and endurance-aware design of phase change memory caches. In: Proceedings of the 2010 design, automation test in Europe conference exhibition (DATE \u201910), pp 136\u2013141"},{"key":"464_CR17","doi-asserted-by":"crossref","unstructured":"Qureshi M, Karidis J, Franceschini M, Srinivasan V, Lastras L, Abali B (2009) Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. In: Proceedings of the 42nd annual IEEE\/ACM international symposium on microarchitecture (MICRO-42 \u201909), pp 14\u201323","DOI":"10.1145\/1669112.1669117"},{"key":"464_CR18","doi-asserted-by":"crossref","unstructured":"Seong NH, Woo DH, Lee HHS (2010) Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping. In: Proceedings of the 37th annual international symposium on computer architecture (ISCA \u201910), New York, NY, USA. ACM, pp 383\u2013394","DOI":"10.1145\/1815961.1816014"},{"key":"464_CR19","doi-asserted-by":"crossref","unstructured":"Qureshi M, Seznec A, Lastras L, Franceschini M (2011) Practical and secure PCM systems by online detection of malicious write streams. In: Proceedings of IEEE 17th international symposium on high performance computer architecture (HPCA \u201911), pp 478\u2013489","DOI":"10.1109\/HPCA.2011.5749753"},{"key":"464_CR20","doi-asserted-by":"crossref","unstructured":"Seznec A (2010) A phase change memory as a secure main memory. Comput Archit Lett 9(1):5\u20138","DOI":"10.1109\/L-CA.2010.2"},{"key":"464_CR21","doi-asserted-by":"crossref","unstructured":"Kong J, Zhou H (2010) Improving privacy and lifetime of PCM-based main memory. In: Proceedings of 2010 IEEE\/IFIP international conference on dependable systems and networks (DSN \u201910), pp 333\u2013342","DOI":"10.1109\/DSN.2010.5544298"},{"key":"464_CR22","doi-asserted-by":"crossref","unstructured":"Chhabra S, Solihin Y (2011) i-NVMM: a secure non-volatile main memory system with incremental encryption. In: Proceedings of the 38th annual international symposium on computer architecture (ISCA \u201911), New York, NY, USA. ACM, pp 177\u2013188","DOI":"10.1145\/2000064.2000086"},{"key":"464_CR23","doi-asserted-by":"crossref","unstructured":"Chang YH, Hsieh JW, Kuo TW (2007) Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design. In: Proceedings of the 44th annual design automation conference (DAC \u201907), New York, NY, USA. ACM, pp 212\u2013217","DOI":"10.1145\/1278480.1278533"},{"key":"464_CR24","doi-asserted-by":"crossref","unstructured":"Chang LP, Kuo TW (2002) An adaptive striping architecture for flash memory storage systems of embedded systems. In: Proceedings of the 8th IEEE real-time and embedded technology and applications symposium (RTAS \u201902), pp 187\u2013196","DOI":"10.1109\/RTTAS.2002.1137393"},{"key":"464_CR25","doi-asserted-by":"crossref","unstructured":"Hu J, Zhuge Q, Xue CJ, Tseng WC, Sha EHM (2013) Software enabled wear-leveling for hybrid PCM main memory on embedded systems. In: Design, automation test in Europe conference exhibition (DATE), 2013, pp. 599\u2013602","DOI":"10.7873\/DATE.2013.131"},{"key":"464_CR26","unstructured":"Hu J, Xie M, Pan C, Xue C, Zhuge Q, Sha E (2014) Low overhead software wear leveling for hybrid PCM + DRAM main memory on embedded systems. IEEE Trans Very Large Scale Integr (VLSI) Syst PP(99):1\u20136"},{"key":"464_CR27","doi-asserted-by":"crossref","unstructured":"Hu J, Xue CJ, Zhuge Q, Tseng WC, Sha EHM (2013) Write activity reduction on non-volatile main memories for embedded chip multiprocessors. ACM Trans Embed Comput Syst 12(3):77:1\u201377:27","DOI":"10.1145\/2442116.2442127"},{"key":"464_CR28","unstructured":"Hu J, Xue C, Zhuge Q, Tseng WC, Sha EM (2011) Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory. In: Design, automation test in Europe conference exhibition (DATE), 2011, pp 1\u20136"},{"key":"464_CR29","doi-asserted-by":"crossref","unstructured":"Hu J, Xue C, Zhuge Q, Tseng WC, Sha E (2013) Data allocation optimization for hybrid scratch pad memory with SRAM and nonvolatile memory. IEEE Trans Very Large Scale Integr (VLSI) Syst 21(6):1094\u20131102","DOI":"10.1109\/TVLSI.2012.2202700"},{"key":"464_CR30","doi-asserted-by":"crossref","unstructured":"Hu J, Tseng WC, Xue C, Zhuge Q, Zhao Y, Sha EM (2011) Write activity minimization for nonvolatile main memory via scheduling and recomputation. IEEE Trans Comput Aided Des Integr Circuits Syst 30(4):584\u2013592","DOI":"10.1109\/TCAD.2010.2097307"},{"key":"464_CR31","doi-asserted-by":"crossref","unstructured":"Hu J, Xue C, Tseng WC, He Y, Qiu M, Sha EM (2010) Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation. In: Proceedings of the 47th ACM\/EDAC\/IEEE design automation conference (DAC \u201910), pp 350\u2013355","DOI":"10.1145\/1837274.1837363"},{"key":"464_CR32","doi-asserted-by":"crossref","unstructured":"Jiang L, Zhang Y, Yang J (2012) ER: elastic RESET for low power and long endurance MLC based phase change memory. In: Proceedings of the 2012 ACM\/IEEE international symposium on low power electronics and design (ISLPED \u201912), New York, NY, USA. ACM, pp 39\u201344","DOI":"10.1145\/2333660.2333672"},{"key":"464_CR33","doi-asserted-by":"crossref","unstructured":"Ferreira A, Zhou M, Bock S, Childers B, Melhem R, Mosse D (2010) Increasing PCM main memory lifetime. In: Proceedings of the 2010 design, automation test in Europe conference exhibition (DATE \u201910), pp 914\u2013919","DOI":"10.1109\/DATE.2010.5456923"},{"key":"464_CR34","doi-asserted-by":"crossref","unstructured":"Li Y, Chen Y, Jones AK (2012) A software approach for combating asymmetries of non-volatile memories. In: Proceedings of the 2012 ACM\/IEEE international symposium on low power electronics and design (ISLPED \u201912), New York, NY, USA. ACM, pp 191\u2013196","DOI":"10.1145\/2333660.2333708"},{"key":"464_CR35","doi-asserted-by":"crossref","unstructured":"Dong J, Zhang L, Han Y, Wang Y, Li X (2011) Wear rate leveling: lifetime enhancement of PRAM with endurance variation. In: Proceedings of the 48th ACM\/EDAC\/IEEE design automation conference (DAC \u201911), pp 972\u2013977","DOI":"10.1145\/2024724.2024939"},{"key":"464_CR36","doi-asserted-by":"crossref","unstructured":"Bathen L, Dutt N (2012) HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed scratchpad and non-volatile memories. In: Proceedings of the 49th ACM\/EDAC\/IEEE design automation conference (DAC \u201912), pp 447\u2013452","DOI":"10.1145\/2228360.2228438"},{"key":"464_CR37","doi-asserted-by":"crossref","unstructured":"Bathen LAD, Gottscho M, Dutt N, Nicolau A, Gupta P (2012) ViPZonE: OS-level memory variability-driven physical address zoning for energy savings. In: Proceedings of the eighth IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis (CODES+ISSS \u201912), New York, NY, USA. ACM, pp 33\u201342","DOI":"10.1145\/2380445.2380457"}],"container-title":["Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00607-015-0464-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00607-015-0464-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00607-015-0464-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,27]],"date-time":"2019-08-27T22:33:49Z","timestamp":1566945229000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00607-015-0464-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,3]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,3]]}},"alternative-id":["464"],"URL":"https:\/\/doi.org\/10.1007\/s00607-015-0464-7","relation":{},"ISSN":["0010-485X","1436-5057"],"issn-type":[{"value":"0010-485X","type":"print"},{"value":"1436-5057","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7,3]]}}}