{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T12:40:06Z","timestamp":1751805606138,"version":"3.41.0"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2018,8,18]],"date-time":"2018-08-18T00:00:00Z","timestamp":1534550400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100010198","name":"Ministerio de Econom\u00eda, Industria y Competitividad","doi-asserted-by":"crossref","award":["TIN2016-81075-R"],"award-info":[{"award-number":["TIN2016-81075-R"]}],"id":[{"id":"10.13039\/501100010198","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100004233","name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","doi-asserted-by":"crossref","award":["Programa de Ayudas de Investigaci\u00f3n y Desarrollo (PAID)"],"award-info":[{"award-number":["Programa de Ayudas de Investigaci\u00f3n y Desarrollo (PAID)"]}],"id":[{"id":"10.13039\/501100004233","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Computing"],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1007\/s00607-018-0651-4","type":"journal-article","created":{"date-parts":[[2018,8,18]],"date-time":"2018-08-18T11:47:39Z","timestamp":1534592859000},"page":"77-96","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Simulating the effects of logic faults in implementation-level VITAL-compliant models"],"prefix":"10.1007","volume":"101","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1980-0708","authenticated-orcid":false,"given":"Ilya","family":"Tuzov","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4744-3795","authenticated-orcid":false,"given":"David","family":"de Andr\u00e9s","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7678-3513","authenticated-orcid":false,"given":"Juan-Carlos","family":"Ruiz","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,8,18]]},"reference":[{"key":"651_CR1","doi-asserted-by":"publisher","first-page":"693","DOI":"10.1109\/TVLSI.2008.2000254","volume":"16","author":"JC Baraza","year":"2008","unstructured":"Baraza JC, Gracia J, Blanc S, Gil D, Gil P (2008) Enhancement of fault injection techniques based on the modification of vhdl code. IEEE Tran Very Large Scale Integr Syst 16:693\u2013706","journal-title":"IEEE Tran Very Large Scale Integr Syst"},{"issue":"10","key":"651_CR2","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1016\/S1383-7621(01)00036-4","volume":"47","author":"JC Baraza","year":"2002","unstructured":"Baraza JC, Gracia J, Gil D, Gil P (2002) A prototype of a vhdl-based fault injection tool: description and application. Journal of Systems Architecture 47(10):847\u2013867","journal-title":"Journal of Systems Architecture"},{"key":"651_CR3","unstructured":"Benites LAC, Kastensmidt FL (2017) Fault injection methodology for single event effects on clock-gated asics. In: IEEE Latin American test symposium. IEEE, pp 1\u20134"},{"key":"651_CR4","volume-title":"Fault injection techniques and tools for VLSI reliability evaluation. Frontiers in electronic testing","author":"A Benso","year":"2003","unstructured":"Benso A, Prinetto P (2003) Fault injection techniques and tools for VLSI reliability evaluation. Frontiers in electronic testing. Kluwer Academic Publishers, Berlin"},{"key":"651_CR5","unstructured":"Cobham Gaisler AB: LEON3 processor product sheet (2016). https:\/\/www.gaisler.com\/doc\/leon3_product_sheet.pdf"},{"key":"651_CR6","volume-title":"VHDL coding styles and methodologies","author":"B Cohen","year":"2012","unstructured":"Cohen B (2012) VHDL coding styles and methodologies. Springer, New York"},{"key":"651_CR7","doi-asserted-by":"crossref","unstructured":"Das SR, Mukherjee S, Petriu EM, Assaf MH, Sahinoglu M, Jone WB (2006) An improved fault simulation approach based on verilog with application to ISCAS benchmark circuits. In: IEEE instrumentation and measurement technology conference, pp 1902\u20131907","DOI":"10.1109\/IMTC.2006.328308"},{"key":"651_CR8","doi-asserted-by":"crossref","unstructured":"Fernandez V, Sanchez P, Garcia M, Villar E (1994) Fault modeling and injection in VITAL descriptions. In: Third annual Atlantic test workshop, pp o1\u2013o4","DOI":"10.1109\/ATW.1994.747841"},{"issue":"1","key":"651_CR9","first-page":"41","volume":"34","author":"D Gil","year":"2003","unstructured":"Gil D, Gracia J, Baraza JC, Gil P (2003) Study, comparison and application of different vhdl-based fault injection techniques for the experimental validation of a fault-tolerant system. J Syst Archit 34(1):41\u201351","journal-title":"J Syst Archit"},{"key":"651_CR10","unstructured":"Gil P, Arlat J, Madeira H, Crouzet Y, Jarboui T, Kanoun K, Marteau T, Duraes J, Vieira M, Gil D, Baraza JC, Gracia J (2002) Fault representativeness. Technical report, dependability benchmarking project"},{"key":"651_CR11","doi-asserted-by":"crossref","unstructured":"Guthaus MR, Ringenberg JS, Ernst D, Austin TM, Mudge T, Brown RB (2001) MiBench: a free, commercially representative embedded benchmark suite. In: IEEE 4th annual workshop on workload characterization, pp 3\u201314","DOI":"10.1109\/WWC.2001.990739"},{"key":"651_CR12","unstructured":"IEEE Standard for VITAL ASIC (Application Specific Integrated Circuit) (2000) Modeling specification. Institute of Electrical and Electronic Engineers, Standard"},{"key":"651_CR13","unstructured":"IEEE Standard VHDL Language Reference Manual (2008) Institute of Electrical and Electronic Engineers, Standard"},{"key":"651_CR14","unstructured":"IEEE Standard for Standard Delay Format (SDF) for the Electronic Design Process. Institute of Electrical and Electronic Engineers, Standard (2001)"},{"key":"651_CR15","doi-asserted-by":"crossref","unstructured":"Jenn E, Arlat J, Rimen M, Ohlsson J, Karlsson J (1994) Fault injection into VHDL models: the MEFISTO tool. In: International symposium on fault-tolerant computing, pp 66\u201375","DOI":"10.1109\/FTCS.1994.315656"},{"key":"651_CR16","doi-asserted-by":"crossref","unstructured":"Kochte MA, Schaal M, Wunderlich HJ, Zoellin CG (2010) Efficient fault simulation on many-core processors. In: Design automation conference, pp 380\u2013385","DOI":"10.1145\/1837274.1837369"},{"issue":"4","key":"651_CR17","doi-asserted-by":"publisher","first-page":"2728","DOI":"10.1109\/TNS.2013.2267097","volume":"60","author":"W Mansour","year":"2013","unstructured":"Mansour W, Velazco R (2013) An automated seu fault-injection method and tool for HDL-based designs. IEEE Trans Nucl Sci 60(4):2728\u20132733","journal-title":"IEEE Trans Nucl Sci"},{"key":"651_CR18","unstructured":"Mentor Graphics (2016) Questa SIM command reference manual 10.7b, Document Revision 3.5. https:\/\/www.mentor.com\/products\/fv\/modelsim\/"},{"key":"651_CR19","unstructured":"Munden R (2000) Inverter, STDN library. Free model foundry VHDL model list. https:\/\/freemodelfoundry.com\/fmf_models\/stnd\/std04.vhd"},{"key":"651_CR20","volume-title":"ASIC and FPGA verification: a guide to component modeling. Systems on silicon","author":"R Munden","year":"2004","unstructured":"Munden R (2004) ASIC and FPGA verification: a guide to component modeling. Systems on silicon. Elsevier, Amsterdam"},{"issue":"1","key":"651_CR21","doi-asserted-by":"publisher","first-page":"50","DOI":"10.4218\/etrij.11.0110.0106","volume":"33","author":"J Na","year":"2011","unstructured":"Na J, Lee D (2011) Simulated fault injection using simulator modification technique. ETRI J 33(1):50\u201359","journal-title":"ETRI J"},{"key":"651_CR22","doi-asserted-by":"crossref","unstructured":"Nimara S, Amaricai A, Popa M (2015) Sub-threshold cmos circuits reliability assessment using simulated fault injection based on simulator commands. In: IEEE International Symposium on Applied Computational Intelligence and Informatics, pp 101\u2013104","DOI":"10.1109\/SACI.2015.7208179"},{"key":"651_CR23","unstructured":"Oregano Systems GmbH (2013) MC8051 IP Core, user guide (V 1.2) 2013. http:\/\/www.oreganosystems.at\/download\/mc8051_ug.pdf"},{"key":"651_CR24","unstructured":"Romani E (1998) Structural PIC165X microcontroller. Hamburg VHDL archive. https:\/\/tams-www.informatik.uni-hamburg.de\/vhdl"},{"issue":"4","key":"651_CR25","doi-asserted-by":"publisher","first-page":"382","DOI":"10.1016\/j.vlsi.2005.08.002","volume":"39","author":"D Shaw","year":"2006","unstructured":"Shaw D, Al-Khalili D, Rozon C (2006) Automatic generation of defect injectable VHDL fault models for ASIC standard cell libraries. Integr VLSI J 39(4):382\u2013406","journal-title":"Integr VLSI J"},{"key":"651_CR26","doi-asserted-by":"publisher","first-page":"1285","DOI":"10.1109\/TC.2003.1234526","volume":"10","author":"DB Shaw","year":"2003","unstructured":"Shaw DB, Al-Khalili D (2003) IC bridge fault modeling for IP blocks using neural network-based VHDL saboteurs. IEEE Trans Comput 10:1285\u20131297","journal-title":"IEEE Trans Comput"},{"key":"651_CR27","volume-title":"VHDL for engineers","author":"KL Short","year":"2008","unstructured":"Short KL (2008) VHDL for engineers, 1st edn. Pearson, London","edition":"1"},{"key":"651_CR28","doi-asserted-by":"crossref","unstructured":"Sieh V, Tschache O, Balbach F (1997) Verify: evaluation of reliability using VHDL-models with embedded fault descriptions. In: International symposium on fault-tolerant computing, pp 32\u201336","DOI":"10.1109\/FTCS.1997.614074"},{"key":"651_CR29","volume-title":"Advanced verification techniques. Frontiers in electronic testing","author":"L Singh","year":"2004","unstructured":"Singh L, Drucker L (2004) Advanced verification techniques. Frontiers in electronic testing. Springer, New York"},{"key":"651_CR30","doi-asserted-by":"crossref","unstructured":"Tuzov I, de\u00a0Andr\u00e9s D, Ruiz JC (2017) Dependability-aware design space exploration for optimal synthesis parameters tuning. In: IEEE\/IFIP international conference on dependable systems and networks, pp 1\u201312","DOI":"10.1109\/DSN.2017.18"},{"key":"651_CR31","doi-asserted-by":"publisher","unstructured":"Tuzov I, de\u00a0Andr\u00e9s D, Ruiz JC (2017) Robustness assessment via simulation-based fault injection of the implementation level models of the LEON3, MC8051, and PIC microcontrollers in presence of stuck-at, bit-flip, pulse, and delay fault models [Data set], Zenodo. https:\/\/doi.org\/10.5281\/zenodo.891316","DOI":"10.5281\/zenodo.891316"},{"key":"651_CR32","doi-asserted-by":"crossref","unstructured":"Tuzov I, de\u00a0Andr\u00e9s D, Ruiz JC (2018) DAVOS: EDA toolkit for dependability assessment, verification, optimization and selection of hardware models. In: IEEE\/IFIP international conference on dependable systems and networks, pp 322\u2013329","DOI":"10.1109\/DSN.2018.00042"},{"key":"651_CR33","doi-asserted-by":"crossref","unstructured":"Tuzov I, Ruiz JC, de\u00a0Andr\u00e9s D (2017) Accurately simulating the effects of faults in VHDL models described at the implementation-level. In: European dependable computing conference, pp 10\u201317","DOI":"10.1109\/EDCC.2017.26"},{"key":"651_CR34","volume-title":"Electronic design automation: synthesis, verification, and test","author":"LT Wang","year":"2009","unstructured":"Wang LT, Chang YW, Cheng KT (2009) Electronic design automation: synthesis, verification, and test. Morgan Kaufmann, Burlington"},{"key":"651_CR35","unstructured":"Xilinx: Synthesis and simulation design guide, UG626 (v14.4) (2012). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_7\/sim.pdf"}],"container-title":["Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00607-018-0651-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00607-018-0651-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00607-018-0651-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T11:58:13Z","timestamp":1751803093000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00607-018-0651-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8,18]]},"references-count":35,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2019,2]]}},"alternative-id":["651"],"URL":"https:\/\/doi.org\/10.1007\/s00607-018-0651-4","relation":{},"ISSN":["0010-485X","1436-5057"],"issn-type":[{"type":"print","value":"0010-485X"},{"type":"electronic","value":"1436-5057"}],"subject":[],"published":{"date-parts":[[2018,8,18]]},"assertion":[{"value":"15 September 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 August 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 August 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}