{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T15:50:50Z","timestamp":1762876250622,"version":"3.37.3"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2021,1,16]],"date-time":"2021-01-16T00:00:00Z","timestamp":1610755200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,16]],"date-time":"2021-01-16T00:00:00Z","timestamp":1610755200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics and Information technology","doi-asserted-by":"publisher","award":["DIC\/MUM\/GA\/10(37)D"],"award-info":[{"award-number":["DIC\/MUM\/GA\/10(37)D"]}],"id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Computing"],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1007\/s00607-020-00901-x","type":"journal-article","created":{"date-parts":[[2021,1,16]],"date-time":"2021-01-16T20:02:30Z","timestamp":1610827350000},"page":"1791-1813","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["FPGA friendly NoC simulation acceleration framework employing the hard blocks"],"prefix":"10.1007","volume":"103","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6138-3012","authenticated-orcid":false,"given":"B. M. Prabhu","family":"Prasad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khyamling","family":"Parane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Basavaraj","family":"Talawar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,1,16]]},"reference":[{"key":"901_CR1","doi-asserted-by":"crossref","unstructured":"Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), pp 684\u2013689","DOI":"10.1145\/378239.379048"},{"issue":"2","key":"901_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S, Sen R, Sewell K, Shoaib M, Vaish N, Hill MD, Wood DA (2011) The Gem5 Simulator. SIGARCH Comput Archit News 39(2):1\u20137. https:\/\/doi.org\/10.1145\/2024716.2024718","journal-title":"SIGARCH Comput Archit News"},{"key":"901_CR3","first-page":"33","volume":"2009","author":"N Agarwal","year":"2009","unstructured":"Agarwal N, Krishna T, Peh LS, Jha N (2009) GARNET: A detailed on-chip network model inside a full-system simulator. ISPASS 2009:33\u201342","journal-title":"ISPASS"},{"key":"901_CR4","doi-asserted-by":"crossref","unstructured":"Jiang N, Becker DU, Michelogiannakis G, Balfour J, Towles B, Shaw DE, Kim J, Dally WJ (2013) A detailed and flexible cycle-accurate Network-on-Chip simulator. In: 2013 IEEE international symposium on performance analysis of systems and software (ISPASS), pp 86\u201396","DOI":"10.1109\/ISPASS.2013.6557149"},{"issue":"1","key":"901_CR5","first-page":"1","volume":"XX","author":"AB Kahng","year":"2010","unstructured":"Kahng AB, Li B, Ls Peh (2010) ORION 2.0: a power-area simulator for interconnection networks. TVLSI XX(1):1\u20135","journal-title":"TVLSI"},{"key":"901_CR6","doi-asserted-by":"publisher","unstructured":"Puente V, Gregorio JA, Beivide R (2002) SICOSYS: an integrated framework for studying interconnection network performance in multiprocessor systems. In: Proceedings 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing, pp 15\u201322, https:\/\/doi.org\/10.1109\/EMPDP.2002.994207","DOI":"10.1109\/EMPDP.2002.994207"},{"key":"901_CR7","doi-asserted-by":"crossref","unstructured":"Abad P, Prieto P, Menezo LG, Colaso A, Puente V, Gregorio J (2012) Topaz: An open-source interconnection network simulator for chip multiprocessors and supercomputers. In: 2012 IEEE\/ACM sixth international symposium on networks-on-Chip, pp 99\u2013106","DOI":"10.1109\/NOCS.2012.19"},{"key":"901_CR8","doi-asserted-by":"crossref","unstructured":"Ababei C, Mastronarde N (2014) Benefits and costs of prediction based dvfs for nocs at router level. In: 2014 27th IEEE International System-on-Chip Conference (SOCC), pp 255\u2013260","DOI":"10.1109\/SOCC.2014.6948937"},{"key":"901_CR9","doi-asserted-by":"crossref","unstructured":"Ben-Itzhak Y, Zahavi E, Cidon I, Kolodny A (2012) Hnocs: Modular open-source simulator for heterogeneous nocs. In: SAMOS 2012, International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation., IEEE","DOI":"10.1109\/SAMOS.2012.6404157"},{"issue":"1","key":"901_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2953878","volume":"27","author":"V Catania","year":"2016","unstructured":"Catania V, Mineo A, Monteleone S, Palesi M, Patti D (2016) Cycle-accurate network on chip simulation with Noxim. ACM Trans Model Comput Simul 27(1):1\u201325. https:\/\/doi.org\/10.1145\/2953878","journal-title":"ACM Trans Model Comput Simul"},{"key":"901_CR11","doi-asserted-by":"publisher","unstructured":"Wang J, Huang Y, Ebrahimi M, Huang L, Li Q, Jantsch A, Li G (2016) VisualNoC: A Visualization and Evaluation Environment for Simulation and Mapping, in: Proceedings of the Third ACM International Workshop on Many-Core Embedded Systems, MES 16, Association for Computing Machinery, New York, NY, USA, p 1825. https:\/\/doi.org\/10.1145\/2934495. 2949544","DOI":"10.1145\/2934495"},{"key":"901_CR12","doi-asserted-by":"publisher","DOI":"10.2200\/S00586ED1V01Y201407CAC029","volume-title":"FPGA-accelerated simulation of computer systems","author":"H Angepat","year":"2014","unstructured":"Angepat H, Chiou D, Chung ES, Hoe JC (2014) FPGA-accelerated simulation of computer systems. Morgan and Claypool Publishers, California"},{"issue":"3","key":"901_CR13","doi-asserted-by":"publisher","first-page":"475","DOI":"10.1145\/2508148.2485963","volume":"41","author":"D Sanchez","year":"2013","unstructured":"Sanchez D, Kozyrakis C (2013) ZSim: fast and accurate microarchitectural simulation of thousand-core systems. SIGARCH Comput Archit News 41(3):475\u2013486. https:\/\/doi.org\/10.1145\/2508148.2485963","journal-title":"SIGARCH Comput Archit News"},{"issue":"6","key":"901_CR14","doi-asserted-by":"publisher","first-page":"890","DOI":"10.1109\/TCAD.2012.2184760","volume":"31","author":"P Ren","year":"2012","unstructured":"Ren P, Lis M, Cho MH, Shim KS, Fletcher CW, Khan O, Zheng N, Devadas S (2012) HORNET: a cycle-level multicore simulator. IEEE Trans Comput Aided Des Integr Circuits Syst 31(6):890\u2013903. https:\/\/doi.org\/10.1109\/TCAD.2012.2184760","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"901_CR15","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-020-01411-z","author":"PBM Prasad","year":"2020","unstructured":"Prasad PBM, Parane K, Talawar B (2020) An efficient FPGA-based network-on-chip simulation framework utilizing the hard blocks. Circuits Syst Signal Process. https:\/\/doi.org\/10.1007\/s00034-020-01411-z","journal-title":"Circuits Syst Signal Process"},{"key":"901_CR16","unstructured":"Xilinx Inc, URL https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug479_7Series_DSP48E1.pdf, 7 Series DSP48E1 Slice User Guide (2018)"},{"key":"901_CR17","first-page":"147","volume":"2011","author":"S Lotlikar","year":"2011","unstructured":"Lotlikar S, Pai V, Gratz PV (2011) AcENoCs: A Configurable HW\/SW Platform for FPGA Accelerated NoC Emulation. VLSID 2011:147\u2013152","journal-title":"VLSID"},{"key":"901_CR18","doi-asserted-by":"crossref","unstructured":"Wang D, Jerger NE, Steffan JG (2011) DART: A programmable architecture for NoC simulation on FPGAs. In: NOCS 2011, ACM, pp 145\u2013152","DOI":"10.1145\/1999946.1999970"},{"key":"901_CR19","first-page":"1","volume":"2015","author":"TV Chu","year":"2015","unstructured":"Chu TV, Sato S, Kise K (2015) Ultra-fast NoC emulation on a single FPGA. FPL 2015:1\u20138","journal-title":"FPL"},{"issue":"12","key":"901_CR20","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/MC.2015.378","volume":"48","author":"MK Papamichael","year":"2015","unstructured":"Papamichael MK, Hoe JC (2015) The CONNECT Network-on-Chip Generator. Computer 48(12):72\u201379","journal-title":"Computer"},{"key":"901_CR21","first-page":"1","volume":"2015","author":"N Kapre","year":"2015","unstructured":"Kapre N, Gray J (2015) Hoplite: Building austere overlay NoCs for FPGAs. FPL 2015:1\u20138","journal-title":"FPL"},{"key":"901_CR22","doi-asserted-by":"crossref","unstructured":"Kamali HM, Hessabi S (2016) Adapnoc: A fast and flexible fpga-based noc simulator. In: 2016 26th international conference on field programmable logic and applications (FPL), pp 1\u20138,","DOI":"10.1109\/FPL.2016.7577377"},{"key":"901_CR23","first-page":"67","volume":"2018","author":"BM Prabhu Prasad","year":"2018","unstructured":"Prabhu Prasad BM, Khyamling Parane, Basavaraj Talwar (2018) YaNoC: yet another network-on-chip simulation acceleration engine using FPGAs. VLSID 2018:67\u201372","journal-title":"VLSID"},{"issue":"5","key":"901_CR24","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1016\/j.micpro.2014.04.011","volume":"38","author":"S Abba","year":"2014","unstructured":"Abba S, Lee JA (2014) A parametric-based performance evaluation and design trade-offs for interconnect architectures using fpgas for networks-on-chip. Microprocess Microsyst 38(5):375\u2013398","journal-title":"Microprocess Microsyst"},{"key":"901_CR25","doi-asserted-by":"crossref","unstructured":"Wolkotte PT, Holzenspies PKF, Smit GJM (2007) Fast, Accurate and Detailed NoC Simulations. In: first international symposium on networks-on-chip (NOCS\u201907), pp 323\u2013332","DOI":"10.1109\/NOCS.2007.18"},{"key":"901_CR26","doi-asserted-by":"crossref","unstructured":"Heck G, Guazzelli R, Moraes F, Calazans N, Soares R (2012) HardNoC: A platform to validate networks on chip through FPGA prototyping. In: 2012 VIII southern conference on programmable logic, pp 1\u20136","DOI":"10.1109\/SPL.2012.6211781"},{"key":"901_CR27","doi-asserted-by":"crossref","unstructured":"Genko N, Atienza D, Micheli GD, Mendias JM, Hermida R, Catthoor F (2005) A complete network-on-chip emulation framework. In: Design, Automation and Test in Europe, Vol 1, pp 246\u2013251","DOI":"10.1109\/DATE.2005.5"},{"key":"901_CR28","first-page":"1","volume":"2016","author":"KHB Chethan","year":"2016","unstructured":"Chethan KHB, Kapre N (2016) Hoplite-DSP: Harnessing the Xilinx DSP48 multiplexers to efficiently support NoCs on FPGAs. FPL 2016:1\u201310","journal-title":"FPL"},{"key":"901_CR29","unstructured":"Prabhu Prasad B M, Khyamling Parane, Basavaraj Talwar (2019) High-performance NoCs employing the DSP48E1 blocks of the Xilinx FPGAs. In: 20th international symposium on quality electronic design (ISQED), pp 163\u2013169"},{"key":"901_CR30","first-page":"278","volume":"1992","author":"CJ Glass","year":"1992","unstructured":"Glass CJ, Ni LM (1992) The turn model for adaptive routing. ISCA 1992:278\u2013287","journal-title":"ISCA"},{"key":"901_CR31","unstructured":"Xilinx Inc, \u201c7 Series FPGAs Memory Resources\u201d, https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug473_7Series_Memory_Resources.pdf (2019)"}],"container-title":["Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00607-020-00901-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00607-020-00901-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00607-020-00901-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,21]],"date-time":"2021-07-21T16:35:44Z","timestamp":1626885344000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00607-020-00901-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,16]]},"references-count":31,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2021,8]]}},"alternative-id":["901"],"URL":"https:\/\/doi.org\/10.1007\/s00607-020-00901-x","relation":{},"ISSN":["0010-485X","1436-5057"],"issn-type":[{"type":"print","value":"0010-485X"},{"type":"electronic","value":"1436-5057"}],"subject":[],"published":{"date-parts":[[2021,1,16]]},"assertion":[{"value":"26 September 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 December 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 January 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}