{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T12:11:51Z","timestamp":1785413511913,"version":"3.56.0"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T00:00:00Z","timestamp":1689897600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T00:00:00Z","timestamp":1689897600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Computing"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1007\/s00607-023-01200-x","type":"journal-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T12:01:46Z","timestamp":1689940906000},"page":"2647-2673","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A novel technique for flit traversal in network-on-chip router"],"prefix":"10.1007","volume":"105","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2497-2723","authenticated-orcid":false,"given":"Monika","family":"Katta","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T. K.","family":"Ramesh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2023,7,21]]},"reference":[{"issue":"3","key":"1200_CR1","doi-asserted-by":"publisher","first-page":"756","DOI":"10.1016\/j.matpr.2021.05.282","volume":"49","author":"T Patil","year":"2022","unstructured":"Patil T, Sandi A (2022) Design and implementation of asynchronous NOC architecture with buffer-less router. Mater. Today Proc. 49(3):756\u2013763. https:\/\/doi.org\/10.1016\/j.matpr.2021.05.282","journal-title":"Mater. Today Proc."},{"key":"1200_CR2","doi-asserted-by":"publisher","first-page":"739","DOI":"10.1016\/j.aej.2017.02.019","volume":"57","author":"R Kamal","year":"2018","unstructured":"Kamal R, Juan M, Arostegui M (2018) A multi-synchronous bi-directional NoC (MBiNoC) architecture with dynamic self-reconfigurable channel for the GALS infrastructure. Alex Eng J 57:739\u2013754. https:\/\/doi.org\/10.1016\/j.aej.2017.02.019","journal-title":"Alex Eng J"},{"key":"1200_CR3","doi-asserted-by":"crossref","unstructured":"Jung DC, Davidson S, Zhao C, Richmond D, Taylor M and Ruche B (2020) Networks: wire-maximal, no-fuss NoCs: special session paper. In: Proceedings of the 2020 14th IEEE\/ACM international symposium on networks-on-chip (NOCS), Hamburg, Germany, pp 1\u20138","DOI":"10.1109\/NOCS50636.2020.9241586"},{"key":"1200_CR4","doi-asserted-by":"publisher","first-page":"739","DOI":"10.5772\/intechopen.97262","volume":"57","author":"R Kamal","year":"2021","unstructured":"Kamal R, Juan M, Arostegui M (2021) Network-on-chip topologies: potentials, technical challenges. Recent Adv Res Direct 57:739\u2013754. https:\/\/doi.org\/10.5772\/intechopen.97262","journal-title":"Recent Adv Res Direct"},{"key":"1200_CR5","doi-asserted-by":"publisher","first-page":"102805","DOI":"10.1016\/j.parco.2021.102805","volume":"106","author":"N Masahiro","year":"2021","unstructured":"Masahiro N, Maaki S, Yoshiko H, Hitoshi M, Mitsuhisa S (2021) Graph optimization algorithm for low-latency interconnection networks. Parallel Comput 106:102805. https:\/\/doi.org\/10.1016\/j.parco.2021.102805","journal-title":"Parallel Comput"},{"issue":"7","key":"1200_CR6","doi-asserted-by":"publisher","first-page":"2916","DOI":"10.1007\/s11227-018-2339-0","volume":"74","author":"Y Li","year":"2018","unstructured":"Li Y, Wang K, Gu H, Yang Y, Su N, Chen Y, Zhang H (2018) A joint optimization method for NoC topology generation. J Supercomput 74(7):2916\u20132934","journal-title":"J Supercomput"},{"key":"1200_CR7","doi-asserted-by":"publisher","first-page":"739","DOI":"10.11591\/eei.v8i2.1422","volume":"8","author":"FWB Zulkefli","year":"2019","unstructured":"Zulkefli FWB, Ehkan P, Warip MNM (2019) A efficacy of different buffer size on latency of network on chip (NoC). Bull Electr Eng Inf 8:739\u2013754. https:\/\/doi.org\/10.11591\/eei.v8i2.1422","journal-title":"Bull Electr Eng Inf"},{"key":"1200_CR8","doi-asserted-by":"publisher","first-page":"573","DOI":"10.1109\/TCAD.2011.2176730","volume":"31","author":"G Passas","year":"2012","unstructured":"Passas G, Katevenis M, Pnevmatikatos D (2012) Crossbar NoCs are scalable beyond 100 nodes. IEEE Trans Comput Aided Des Integr Circuits Syst 31:573\u2013585","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"1200_CR9","doi-asserted-by":"publisher","DOI":"10.1109\/IPAS.2016.7880067","author":"B Chemli","year":"2016","unstructured":"Chemli B, Zitouni A (2016) Design and evaluation of optimized router pipeline stages for network on chip. Int Image Process Appl Syst. https:\/\/doi.org\/10.1109\/IPAS.2016.7880067","journal-title":"Int Image Process Appl Syst"},{"key":"1200_CR10","doi-asserted-by":"publisher","first-page":"1791","DOI":"10.1007\/s00607-020-00901-x","volume":"103","author":"BMP Prasad","year":"2021","unstructured":"Prasad BMP, Parane K, Talawar B (2021) FPGA friendly NoC simulation acceleration framework employing the hard blocks. Computing 103:1791\u20131813. https:\/\/doi.org\/10.1007\/s00607-020-00901-x","journal-title":"Computing"},{"key":"1200_CR11","doi-asserted-by":"publisher","DOI":"10.1587\/elex.16.20181147","author":"P Guo","year":"2019","unstructured":"Guo P, Liu Q, Chen R, Yang L, Wang D (2019) A bypass-based low latency network-on-chip router. IEICE Electr Express. https:\/\/doi.org\/10.1587\/elex.16.20181147","journal-title":"IEICE Electr Express"},{"key":"1200_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3365994","volume":"25","author":"K Parane","year":"2020","unstructured":"Parane K, Prabhu BM, Talawar B (2020) LBNoC: design of low-latency router architecture with lookahead bypass for network-on-chip using FPGA. ACM Trans Des Autom Electr Syst TODAES 25:1\u201326. https:\/\/doi.org\/10.1145\/3365994","journal-title":"ACM Trans Des Autom Electr Syst TODAES"},{"key":"1200_CR13","doi-asserted-by":"publisher","first-page":"153307","DOI":"10.4108\/eai.28-8-2017.153307","volume":"4","author":"DL Bao","year":"2017","unstructured":"Bao DL, Xiaoming X, Yizong Y, Jiuru R, Xiangshi F et al (2017) A virtual channel allocation algorithm for NoC. ICST Trans Amb Syst 4:153307","journal-title":"ICST Trans Amb Syst"},{"key":"1200_CR14","doi-asserted-by":"publisher","unstructured":"Gangwar R, Sreedharan A, Prasad N, Agarwal K, Gade SH (2021) Topology agnostic virtual channel assignment and protocol level deadlock avoidance in a network-on-chip. In: 58th ACM\/IEEE design automation conference (DAC) 58, pp 61\u201366. https:\/\/doi.org\/10.1109\/DAC18074.2021.9586196","DOI":"10.1109\/DAC18074.2021.9586196"},{"key":"1200_CR15","doi-asserted-by":"publisher","unstructured":"Zhou Y, Pingqiang Z, Jieming S et al (2011) NoC frequency scaling with flexible-pipeline routers. In: Low power electronics and design (ISLPED) international symposium, pp 403-408. https:\/\/doi.org\/10.1109\/ISLPED.2011.5993674","DOI":"10.1109\/ISLPED.2011.5993674"},{"key":"1200_CR16","doi-asserted-by":"publisher","unstructured":"Ejaz P, Ahsen S, Ioannis V (2018) FreewayNoC: a DDR NoC with pipeline bypassing. In: Twelfth IEEE\/ACM international symposium on networks-on-chip (NOCS), pp 1\u20138. https:\/\/doi.org\/10.1109\/NOCS.2018.8512160","DOI":"10.1109\/NOCS.2018.8512160"},{"key":"1200_CR17","unstructured":"Chang Y-Y, Huang YS-C, Poremba M, Narayanan V, Xie Y, King C (2013) TS-router: on maximizing the quality-of-allocation in the on chip network. In: Proceedings of IEEE 19th International symposium on high performance computer architecture (HPCA), pp 390\u2013399"},{"key":"1200_CR18","doi-asserted-by":"publisher","first-page":"174614","DOI":"10.1109\/ACCESS.2020.3025770","volume":"8","author":"M Vinodhini","year":"2020","unstructured":"Vinodhini M, Murty NS, Ramesh TK (2020) Transient error correction coding scheme for reliable low power data link layer in NoC. IEEE Access 8:174614\u2013174628","journal-title":"IEEE Access"},{"key":"1200_CR19","doi-asserted-by":"publisher","first-page":"114296","DOI":"10.1016\/j.microrel.2021.114296","volume":"124","author":"M Vinodhini","year":"2021","unstructured":"Vinodhini M, Murty NS, Ramesh TK (2021) A crosstalk aware transient error correction coding technique for NoC links. Microelectr Reliab 124:114296. https:\/\/doi.org\/10.1016\/j.microrel.2021.114296","journal-title":"Microelectr Reliab"},{"key":"1200_CR20","doi-asserted-by":"publisher","unstructured":"Mullins R, West A, Moore S (2004) Low-latency virtual-channel routers for on-chip networks. In: Proceedings of the 31st annual international symposium on computer architecture, Munich, Germany, pp 188\u2013197. https:\/\/doi.org\/10.1016\/j.matpr.2021.05.282","DOI":"10.1016\/j.matpr.2021.05.282"},{"key":"1200_CR21","doi-asserted-by":"publisher","unstructured":"George M, Jiang N, Daniel B, William D (2021) Packet chaining: efficient single-cycle allocation for on-chip networks. In Proceedings of the 44th annual IEEE\/ACM international symposium on microarchitecture, pp 83\u201394. https:\/\/doi.org\/10.1016\/j.matpr.2021.05.282","DOI":"10.1016\/j.matpr.2021.05.282"},{"key":"1200_CR22","doi-asserted-by":"crossref","unstructured":"Katta M, Ramesh T K (2021) Maximizing switch allocation matching to reduce latency in network-on-chip. In: IEEE PhD colloquium on ethically driven innovation & technology for society (PhD EDITS), pp 1\u20132","DOI":"10.1109\/PhDEDITS53295.2021.9649522"},{"key":"1200_CR23","doi-asserted-by":"crossref","unstructured":"Katta M, Ramesh TK (2020) Virtual channel and switch traversal in parallel to improve the latency in Network on Chip. In: 2nd PhD colloquium on ethically driven innovation and technology for society (PhD EDITS), pp 1\u20132","DOI":"10.1109\/PhDEDITS51180.2020.9315315"},{"key":"1200_CR24","doi-asserted-by":"crossref","unstructured":"Katta M, Ramesh TK (2021) Latency improvement by using fill VC allocation for network on chip. In: Data engineering and communication technology, pp 561\u2013569","DOI":"10.1007\/978-981-16-0081-4_56"},{"key":"1200_CR25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3111294","author":"M Katta","year":"2021","unstructured":"Katta M, Ramesh TK, Plosila J (2021) SB-router: a swapped buffer activated low latency network-on-chip router. IEEE Access. https:\/\/doi.org\/10.1109\/ACCESS.2021.3111294","journal-title":"IEEE Access"},{"key":"1200_CR26","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1109\/MM.2008.18","volume":"28","author":"A Kumar","year":"2008","unstructured":"Kumar A, Peh L, Kundu P, Jha NK (2008) Toward ideal on-chip communication using express virtual channels. IEEE Micro 28:80\u201390","journal-title":"IEEE Micro"},{"key":"1200_CR27","doi-asserted-by":"crossref","unstructured":"Perez I, Vallejo E, Beivide R (2018) Efficient router bypass via hybrid flow control. In: Proceedings of the 2018 11th international workshop on network on chip architectures (NoCArc), Fukuoka, Japan, pp 1\u20136","DOI":"10.1109\/NOCARC.2018.8541147"},{"key":"1200_CR28","doi-asserted-by":"crossref","unstructured":"Krishna T, Chen CO, Kwon WC, Peh L (2013) Breaking the on-chip latency barrier using SMART. In: Proceedings of the 2013 IEEE 19th international symposium on high performance computer architecture (HPCA), Shenzhen, China, pp 378\u2013389","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"1200_CR29","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/MM.2014.48","volume":"34","author":"T Krishna","year":"2014","unstructured":"Krishna T, Chen CO, Kwon WC, Peh L (2014) Smart: single-cycle multihop traversals over a shared network on chip. IEEE Micro 34:43\u201356","journal-title":"IEEE Micro"},{"key":"1200_CR30","doi-asserted-by":"crossref","unstructured":"Psarras A, Seitanidis I, Nicopoulos C, Dimitrakopoulos G (2016) ShortPath: a network-on-chip router with fine-grained pipeline bypassing. IEEE Trans Comput","DOI":"10.1109\/TC.2016.2519916"},{"key":"1200_CR31","doi-asserted-by":"crossref","unstructured":"Psarras A, Lee J, Mattheakis P, Nicopoulos C, Dimitrakopoulos G (2016) A low-power network-on-chip architecture for tile-based chip multi-processors. In: ACM great lakes symposium on VLSI (GLSVLSI)","DOI":"10.1145\/2902961.2903010"},{"key":"1200_CR32","doi-asserted-by":"publisher","first-page":"3013","DOI":"10.1109\/TVLSI.2016.2538284","volume":"24","author":"X Chen","year":"2016","unstructured":"Chen X, Jha NK (2016) Reducing wire and energy overheads of the SMART NoC using a setup request network. IEEE Trans Very Large Scale Integr VLSI Syst 24:3013\u20133026","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"1200_CR33","doi-asserted-by":"crossref","unstructured":"Park S, Krishna T, Chen C, Daya B, Chandrakasan A, Peh L (2012) Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45 nm SOI. In: Proceedings of the DAC design automation conference, San Francisco, CA, USA, pp 398\u2013405","DOI":"10.1145\/2228360.2228431"},{"key":"1200_CR34","doi-asserted-by":"crossref","unstructured":"Krishna T, Postman J, Edmonds C, Peh L, Chiang P (2010) SWIFT: a SWing-reduced interconnect for a token-based network-on-chip in 90nm CMOS. In: Proceedings of the 2010 IEEE international conference on computer design, Amsterdam, The Netherlands, pp 439\u2013446","DOI":"10.1109\/ICCD.2010.5647666"},{"key":"1200_CR35","doi-asserted-by":"publisher","first-page":"621","DOI":"10.3390\/mi12060","volume":"12","author":"W Ma","year":"2021","unstructured":"Ma W, Gao X, Gao Y et al (2021) A latency-optimized network-on-chip with rapid bypass channels. Micromachines 12:621. https:\/\/doi.org\/10.3390\/mi12060","journal-title":"Micromachines"},{"key":"1200_CR36","doi-asserted-by":"crossref","unstructured":"Agarwal N, Krishna T, Peh L, Jha NK (2009) A detailed on-chip network model inside a full-system simulator. In: Proceedings of the 2009 IEEE international symposium on performance analysis of systems and software, Boston, MA, USA, pp 33-42","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"1200_CR37","unstructured":"Gebhart M, Hestness J, Fatehi E, Gratz P, Keckler SW (2009) Running PARSEC 2.1 on M5. Department of Computer Science, University of Texas Austin, Austin, TX, USA, Technical Report TR-09-32"}],"container-title":["Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00607-023-01200-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00607-023-01200-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00607-023-01200-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,14]],"date-time":"2023-10-14T13:02:21Z","timestamp":1697288541000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00607-023-01200-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,21]]},"references-count":37,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2023,12]]}},"alternative-id":["1200"],"URL":"https:\/\/doi.org\/10.1007\/s00607-023-01200-x","relation":{},"ISSN":["0010-485X","1436-5057"],"issn-type":[{"value":"0010-485X","type":"print"},{"value":"1436-5057","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7,21]]},"assertion":[{"value":"17 August 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 June 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 July 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"All authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}