{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T21:35:17Z","timestamp":1775856917454,"version":"3.50.1"},"reference-count":150,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2019,10,26]],"date-time":"2019-10-26T00:00:00Z","timestamp":1572048000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2019,10,26]],"date-time":"2019-10-26T00:00:00Z","timestamp":1572048000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100001831","name":"Delft University of Technology","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100001831","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The VLDB Journal"],"published-print":{"date-parts":[[2020,1]]},"abstract":"<jats:title>Abstract<\/jats:title>\n<jats:p>While FPGAs have seen prior use in database systems, in recent years interest in using FPGA to accelerate databases has declined in both industry and academia for the following three reasons. First, specifically for in-memory databases, FPGAs integrated with conventional I\/O provide insufficient bandwidth, limiting performance. Second, GPUs, which can also provide high throughput, and are easier to program, have emerged as a strong accelerator alternative. Third, programming FPGAs required developers to have full-stack skills, from high-level algorithm design to low-level circuit implementations. The good news is that these challenges are being addressed. New interface technologies connect FPGAs into the system at main-memory bandwidth and the latest FPGAs provide local memory competitive in capacity and bandwidth with GPUs. Ease of programming is improving through support of shared coherent virtual memory between the host and the accelerator, support for higher-level languages, and domain-specific tools to generate FPGA designs automatically. Therefore, this paper surveys using FPGAs to accelerate in-memory database systems targeting designs that can operate at the speed of main memory.<\/jats:p>","DOI":"10.1007\/s00778-019-00581-w","type":"journal-article","created":{"date-parts":[[2019,10,26]],"date-time":"2019-10-26T09:03:46Z","timestamp":1572080626000},"page":"33-59","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":73,"title":["In-memory database acceleration on FPGAs: a survey"],"prefix":"10.1007","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1077-1859","authenticated-orcid":false,"given":"Jian","family":"Fang","sequence":"first","affiliation":[]},{"given":"Yvo T. B.","family":"Mulder","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Hidders","sequence":"additional","affiliation":[]},{"given":"Jinho","family":"Lee","sequence":"additional","affiliation":[]},{"given":"H. Peter","family":"Hofstee","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,10,26]]},"reference":[{"key":"581_CR1","doi-asserted-by":"crossref","unstructured":"Abdelfattah, M.S., Hagiescu, A., Singh, D.: Gzip on a chip: high performance lossless data compression on fpgas using opencl. In: Proceedings of the International Workshop on OpenCL 2013 & 2014, p.\u00a04. ACM (2014)","DOI":"10.1145\/2664666.2664670"},{"key":"581_CR2","unstructured":"Agarwal, K.B., Hofstee, H.P., Jamsek, D.A., Martin, A.K.: High bandwidth decompression of variable length encoded data streams. US Patent 8,824,569 (2014)"},{"issue":"10","key":"581_CR3","doi-asserted-by":"publisher","first-page":"1064","DOI":"10.14778\/2336664.2336678","volume":"5","author":"MC Albutiu","year":"2012","unstructured":"Albutiu, M.C., Kemper, A., Neumann, T.: Massively parallel sort-merge joins in main memory multi-core database systems. Proc. VLDB Endow. 5(10), 1064\u20131075 (2012)","journal-title":"Proc. VLDB Endow."},{"key":"581_CR4","unstructured":"Apache: Apache Arrow. \nhttps:\/\/arrow.apache.org\/\n\n. Accessed 01 Mar 2019"},{"key":"581_CR5","unstructured":"Apache: Apache Parquet. \nhttp:\/\/parquet.apache.org\/\n\n. Accessed 01 Dec 2018"},{"key":"581_CR6","doi-asserted-by":"crossref","unstructured":"Arcas-Abella, O., Ndu, G., Sonmez, N., Ghasempour, M., Armejach, A., Navaridas, J., Song, W., Mawer, J., Cristal, A., Luj\u00e1n, M.: An empirical evaluation of high-level synthesis languages and tools for database acceleration. In: 2014 24th International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20138. IEEE (2014)","DOI":"10.1109\/FPL.2014.6927484"},{"issue":"10","key":"581_CR7","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1145\/1562764.1562783","volume":"52","author":"K Asanovic","year":"2009","unstructured":"Asanovic, K., Bodik, R., Demmel, J., Keaveny, T., Keutzer, K., Kubiatowicz, J., Morgan, N., Patterson, D., Sen, K., Wawrzynek, J., et al.: A view of the parallel computing landscape. Commun. ACM 52(10), 56\u201367 (2009)","journal-title":"Commun. ACM"},{"issue":"1","key":"581_CR8","doi-asserted-by":"publisher","first-page":"85","DOI":"10.14778\/2732219.2732227","volume":"7","author":"Cagri Balkesen","year":"2013","unstructured":"Balkesen, C., Alonso, G., Teubner, J., \u00d6zsu, M.T.: Multi-core, main-memory joins: sort vs. hash revisited. Proc. VLDB Endow. 7(1), 85\u201396 (2013)","journal-title":"Proceedings of the VLDB Endowment"},{"key":"581_CR9","unstructured":"Balkesen, C., Teubner, J., Alonso, G., \u00d6zsu, M.T.: Main-memory hash joins on multi-core CPUs: tuning to the underlying hardware. In: IEEE 29th International Conference on Data Engineering (ICDE), 2013, pp. 362\u2013373. IEEE (2013)"},{"issue":"7","key":"581_CR10","doi-asserted-by":"publisher","first-page":"1754","DOI":"10.1109\/TKDE.2014.2313874","volume":"27","author":"\u00c7 Balkesen","year":"2015","unstructured":"Balkesen, \u00c7., Teubner, J., Alonso, G., \u00d6zsu, M.T.: Main-memory hash joins on modern processor architectures. IEEE Trans. Knowl. Data Eng. 27(7), 1754\u20131766 (2015)","journal-title":"IEEE Trans. Knowl. Data Eng."},{"key":"581_CR11","unstructured":"Bart\u00edk, M., Ubik, S., Kubalik, P.: LZ4 compression algorithm on FPGA. In: IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 2015, pp. 179\u2013182. IEEE (2015)"},{"key":"581_CR12","doi-asserted-by":"crossref","unstructured":"Batcher, K.E.: Sorting networks and their applications. In: Proceedings of the April 30\u2013May 2, 1968, Spring Joint Computer Conference, pp. 307\u2013314. ACM (1968)","DOI":"10.1145\/1468075.1468121"},{"key":"581_CR13","unstructured":"Benton, B.: CCIX, Gen-Z, OpenCAPI: overview and comparison. \nhttps:\/\/www.openfabrics.org\/images\/eventpresos\/2017presentations\/213_CCIXGen-Z_BBenton.pdf\n\n (2017). Accessed 3 June 2018"},{"key":"581_CR14","doi-asserted-by":"crossref","unstructured":"Blanas, S., Li, Y., Patel, J.M.: Design and evaluation of main memory hash join algorithms for multi-core CPUs. In: Proceedings of the 2011 ACM SIGMOD International Conference on Management of data, pp. 37\u201348. ACM (2011)","DOI":"10.1145\/1989323.1989328"},{"key":"581_CR15","doi-asserted-by":"crossref","unstructured":"Bre\u00df, S., Heimel, M., Siegmund, N., Bellatreche, L., Saake, G.: GPU-accelerated database systems: survey and open challenges. In: Transactions on Large-Scale Data-and Knowledge-Centered Systems XV, pp. 1\u201335. Springer (2014)","DOI":"10.1007\/978-3-662-45761-0_1"},{"key":"581_CR16","doi-asserted-by":"crossref","unstructured":"Cabrera, D., Martorell, X., Gaydadjiev, G., Ayguade, E., Jim\u00e9nez-Gonz\u00e1lez, D.: OpenMP extensions for FPGA accelerators. In: 2009 International Symposium on Systems, Architectures, Modeling, and Simulation, pp. 17\u201324. IEEE (2009)","DOI":"10.1109\/ICSAMOS.2009.5289237"},{"key":"581_CR17","doi-asserted-by":"crossref","unstructured":"Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Anderson, J.H., Brown, S., Czajkowski, T.: LegUp: high-level synthesis for FPGA-based processor\/accelerator systems. In: Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 33\u201336. ACM (2011)","DOI":"10.1145\/1950413.1950423"},{"key":"581_CR18","doi-asserted-by":"crossref","unstructured":"Casper, J., Olukotun, K.: Hardware acceleration of database operations. In: Proceedings of the 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 151\u2013160. ACM (2014)","DOI":"10.1145\/2554688.2554787"},{"key":"581_CR19","doi-asserted-by":"crossref","unstructured":"Caulfield, A.M., Chung, E.S., Putnam, A., Angepat, H., Fowers, J., Haselman, M., Heil, S., Humphrey, M., Kaur, P., Kim, J.Y., et\u00a0al.: A cloud-scale acceleration architecture. In: The 49th Annual IEEE\/ACM International Symposium on Microarchitecture, p.\u00a07. IEEE Press (2016)","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"581_CR20","unstructured":"Chen, R., Prasanna, V.K.: Accelerating equi-join on a CPU-FPGA heterogeneous platform. In: 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2016 IEEE, pp. 212\u2013219. IEEE (2016)"},{"key":"581_CR21","doi-asserted-by":"crossref","unstructured":"Chung, E.S., Davis, J.D., Lee, J.: Linqits: big data on little clients. In: ACM SIGARCH Computer Architecture News, vol.\u00a041, pp. 261\u2013272. ACM (2013)","DOI":"10.1145\/2508148.2485945"},{"key":"581_CR22","unstructured":"Collet, Y., et\u00a0al.: Lz4: extremely fast compression algorithm. \nhttps:\/\/code.google.com\n\n (2013). Accessed 3 June 2018"},{"key":"581_CR23","doi-asserted-by":"crossref","unstructured":"Cong, J., Fang, Z., Lo, M., Wang, H., Xu, J., Zhang, S.: Understanding performance differences of FPGAs and GPUs. In: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 93\u201396. IEEE (2018)","DOI":"10.1109\/FCCM.2018.00023"},{"key":"581_CR24","doi-asserted-by":"crossref","unstructured":"Cong, J., Huang, M., Pan, P., Wu, D., Zhang, P.: Software infrastructure for enabling FPGA-based accelerations in data centers. In: Proceedings of the 2016 International Symposium on Low Power Electronics and Design, pp. 154\u2013155. ACM (2016)","DOI":"10.1145\/2934583.2953984"},{"key":"581_CR25","doi-asserted-by":"crossref","unstructured":"Cong, J., Huang, M., Wu, D., Yu, C.H.: heterogeneous datacenters: options and opportunities. In: Proceedings of the 53rd Annual Design Automation Conference, p.\u00a016. ACM (2016)","DOI":"10.1145\/2897937.2905012"},{"issue":"4","key":"581_CR26","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.: High-level synthesis for FPGAs: from prototyping to deployment. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(4), 473\u2013491 (2011)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"581_CR27","volume-title":"The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable Soc","author":"LH Crockett","year":"2014","unstructured":"Crockett, L.H., Elliot, R.A., Enderwitz, M.A., Stewart, R.W.: The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable Soc. Strathclyde Academic Media, Glasgow (2014)"},{"key":"581_CR28","doi-asserted-by":"crossref","unstructured":"Czajkowski, T.S., Aydonat, U., Denisenko, D., Freeman, J., Kinsner, M., Neto, D., Wong, J., Yiannacouras, P., Singh, D.P.: From OpenCL to high-performance hardware on FPGAs. In: 22nd International Conference on Field Programmable Logic and Applications (FPL), pp. 531\u2013534. IEEE (2012)","DOI":"10.1109\/FPL.2012.6339272"},{"key":"581_CR29","unstructured":"Dan\u00a0Bouvier Jim\u00a0Gibney, A.B., Arora, S.: Delivering a New Level of Visual Performance in an SoC. \nhttps:\/\/www.slideshare.net\/AMD\/delivering-a-new-level-of-visual-performance-in-an-soc-amd-raven-rdige-apu\n\n (2018). Accessed 15 Oct 2018"},{"key":"581_CR30","doi-asserted-by":"crossref","unstructured":"David, H., Fallin, C., Gorbatov, E., Hanebutte, U.R., Mutlu, O.: Memory power management via dynamic voltage\/frequency scaling. In: Proceedings of the 8th ACM international conference on Autonomic computing, pp. 31\u201340. ACM (2011)","DOI":"10.1145\/1998582.1998590"},{"key":"581_CR31","unstructured":"Dennl, C., Ziener, D., Teich, J.: Acceleration of SQL restrictions and aggregations through FPGA-based dynamic partial reconfiguration. In: IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2013, pp. 25\u201328. IEEE (2013)"},{"key":"581_CR32","doi-asserted-by":"crossref","unstructured":"Deutsch, P.: GZIP file format specification version 4.3. Technical Report, RFC Editor (1996)","DOI":"10.17487\/rfc1952"},{"key":"581_CR33","doi-asserted-by":"crossref","unstructured":"Duhem, F., Muller, F., Lorenzini, P.: Farm: fast reconfiguration manager for reducing reconfiguration time overhead on fpga. In: International Symposium on Applied Reconfigurable Computing, pp. 253\u2013260. Springer (2011)","DOI":"10.1007\/978-3-642-19475-7_26"},{"key":"581_CR34","doi-asserted-by":"crossref","unstructured":"Fang, J., Chen, J., Al-Ars, Z., Hofstee, P., Hidders, J.: A high-bandwidth Snappy decompressor in reconfigurable logic: work-in-progress. In: Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis, pp. 16:1\u201316:2. IEEE Press (2018)","DOI":"10.1109\/CODESISSS.2018.8525953"},{"key":"581_CR35","doi-asserted-by":"crossref","unstructured":"Fang, J., Chen, J., Lee, J., Al-Ars, Z., Hofstee, H.P.: A fine-grained parallel snappy decompressor for FPGAs using a relaxed execution model. In: 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 335\u2013335. IEEE (2019)","DOI":"10.1109\/FCCM.2019.00076"},{"key":"581_CR36","doi-asserted-by":"crossref","unstructured":"Fang, J., Lee, J., Hofstee, H.P., Hidders, J.: Analyzing in-memory hash joins: granularity matters. In: Proceedings the 8th International Workshop on Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures, pp. 18\u201325 (2017)","DOI":"10.1007\/978-3-319-56111-0_2"},{"key":"581_CR37","unstructured":"Fang, J., et\u00a0al.: Adopting OpenCAPI for high bandwidth database accelerators. In: 3rd International Workshop on Heterogeneous High-Performance Reconfigurable Computing (2017)"},{"key":"581_CR38","unstructured":"Feist, T.: Vivado design suite. White Paper, vol. 5 (2012)"},{"key":"581_CR39","doi-asserted-by":"crossref","unstructured":"Fossum, G.C., Wang, T., Hofstee, H.P.: A 64GB sort at 28GB\/s on a 4-GPU POWER9 node for 16-byte records with uniformly distributed 8-byte keys. In: Proc. International Workshop on OpenPOWER for HPC. Frankfurt, Germany (2018)","DOI":"10.1007\/978-3-030-02465-9_25"},{"key":"581_CR40","unstructured":"Fowers, J., Kim, J.Y., Burger, D., Hauck, S.: A scalable high-bandwidth architecture for lossless compression on FPGAs. In: IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2015, pp. 52\u201359. IEEE (2015)"},{"key":"581_CR41","unstructured":"Francisco, P., et\u00a0al.: The Netezza data appliance architecture: a platform for high performance data warehousing and analytics. \nhttp:\/\/www.ibmbigdatahub.com\/sites\/default\/files\/document\/redguide_2011.pdf\n\n (2011). Accessed 3 June 2018"},{"key":"581_CR42","unstructured":"Franklin, M., Chamberlain, R., Henrichs, M., Shands, B., White, J.: An architecture for fast processing of large unstructured data sets. In: IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings, pp. 280\u2013287. IEEE (2004)"},{"key":"581_CR43","unstructured":"Ghodsnia, P., et\u00a0al.: An in-GPU-memory column-oriented database for processing analytical workloads. In: The VLDB Ph.D. Workshop. VLDB Endowment, vol.\u00a01 (2012)"},{"key":"581_CR44","unstructured":"Google: Snappy. \nhttps:\/\/github.com\/google\/snappy\/\n\n. Accessed 03 June 2018"},{"key":"581_CR45","unstructured":"Gopal, V., Guilford, J.D., Yap, K.S., Gulley, S.M., Wolrich, G.M.: Systems, methods, and apparatuses for decompression using hardware and software (2017). US Patent 9,614,544"},{"key":"581_CR46","unstructured":"Gopal, V., Gulley, S.M., Guilford, J.D.: Technologies for efficient lz77-based data decompression (2017). US Patent App. 15\/374,462"},{"key":"581_CR47","unstructured":"Greenberg, M.: LPDDR3 and LPDDR4: How Low-Power DRAM Can Be Used in High-Bandwidth Applications. \nhttps:\/\/www.jedec.org\/sites\/default\/files\/M_Greenberg_Mobile%20Forum_May_%202013_Final.pdf\n\n (2013). Accessed 17 Oct 2017"},{"key":"581_CR48","unstructured":"Gupta, P.: Accelerating datacenter workloads. In: 26th International Conference on Field Programmable Logic and Applications (FPL) (2016)"},{"key":"581_CR49","unstructured":"Halstead, R.J., Absalyamov, I., Najjar, W.A., Tsotras, V.J.: FPGA-based Multithreading for In-Memory Hash Joins. In: CIDR (2015)"},{"key":"581_CR50","doi-asserted-by":"crossref","unstructured":"Halstead, R.J., Sukhwani, B., Min, H., Thoennes, M., Dube, P., Asaad, S., Iyer, B.: Accelerating join operation for relational databases with FPGAs. In: 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 17\u201320. IEEE (2013)","DOI":"10.1109\/FCCM.2013.17"},{"issue":"4","key":"581_CR51","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1145\/1620585.1620588","volume":"34","author":"B He","year":"2009","unstructured":"He, B., Lu, M., Yang, K., Fang, R., Govindaraju, N.K., Luo, Q., Sander, P.V.: Relational query coprocessing on graphics processors. ACM Trans. Database Syst. 34(4), 21 (2009)","journal-title":"ACM Trans. Database Syst."},{"issue":"5","key":"581_CR52","doi-asserted-by":"publisher","first-page":"314","DOI":"10.14778\/1952376.1952381","volume":"4","author":"B He","year":"2011","unstructured":"He, B., Yu, J.X.: High-throughput transaction executions on graphics processors. Proc. VLDB Endow. 4(5), 314\u2013325 (2011)","journal-title":"Proc. VLDB Endow."},{"issue":"9","key":"581_CR53","doi-asserted-by":"publisher","first-page":"709","DOI":"10.14778\/2536360.2536370","volume":"6","author":"M Heimel","year":"2013","unstructured":"Heimel, M., Saecker, M., Pirk, H., Manegold, S., Markl, V.: Hardware-oblivious parallelism for in-memory column-stores. Proc. VLDB Endow. 6(9), 709\u2013720 (2013)","journal-title":"Proc. VLDB Endow."},{"key":"581_CR54","unstructured":"Huebner, M., Ullmann, M., Weissel, F., Becker, J.: Real-time configuration code decompression for dynamic FPGA self-reconfiguration. In: Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th International, p. 138. IEEE (2004)"},{"key":"581_CR55","unstructured":"IBM: IBM power advanced compute (AC) AC922 server. \nhttps:\/\/www-01.ibm.com\/common\/ssi\/cgi-bin\/ssialias?htmlfid=POD03143USEN&\n\n. Accessed 03 Sept 2018"},{"key":"581_CR56","unstructured":"Intel, F.: SDK for OpenCL. Programming guide. UG-OCL002 31 (2016)"},{"key":"581_CR57","unstructured":"Istv\u00e1n, Z.: The glass half full: using programmable hardware accelerators in analytics. IEEE Data Eng. Bull. 42(1), 49\u201360 (2019). \nhttp:\/\/sites.computer.org\/debull\/A19mar\/p49.pdf"},{"key":"581_CR58","doi-asserted-by":"crossref","unstructured":"Jang, H., Kim, C., Lee, J.W.: Practical speculative parallelization of variable-length decompression algorithms. In: ACM SIGPLAN Notices, vol.\u00a048, pp. 55\u201364. ACM (2013)","DOI":"10.1145\/2499369.2465557"},{"issue":"4.5","key":"581_CR59","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1147\/rd.494.0589","volume":"49","author":"JA Kahle","year":"2005","unstructured":"Kahle, J.A., Day, M.N., Hofstee, H.P., Johns, C.R., Maeurer, T.R., Shippy, D.: Introduction to the cell multiprocessor. IBM J. Res. Dev. 49(4.5), 589\u2013604 (2005)","journal-title":"IBM J. Res. Dev."},{"key":"581_CR60","unstructured":"Kara, K., Alonso, G.: Fast and robust hashing for database operators. In: 26th International Conference on Field Programmable Logic and Applications (FPL), 2016, pp. 1\u20134. IEEE (2016)"},{"key":"581_CR61","doi-asserted-by":"crossref","unstructured":"Kara, K., Giceva, J., Alonso, G.: FPGA-based data partitioning. In: Proceedings of the 2017 ACM International Conference on Management of Data, pp. 433\u2013445. ACM (2017)","DOI":"10.1145\/3035918.3035946"},{"key":"581_CR62","unstructured":"Katz, P.W.: String searcher, and compressor using same. US Patent 5,051,745 (1991)"},{"key":"581_CR63","unstructured":"Kickfire: Kickfire. \nhttp:\/\/www.kickfire.com\n\n. Accessed 3 June 2018"},{"issue":"2","key":"581_CR64","doi-asserted-by":"publisher","first-page":"1378","DOI":"10.14778\/1687553.1687564","volume":"2","author":"C Kim","year":"2009","unstructured":"Kim, C., Kaldewey, T., Lee, V.W., Sedlar, E., Nguyen, A.D., Satish, N., Chhugani, J., Di Blas, A., Dubey, P.: Sort vs. hash revisited: fast join implementation on modern multi-core CPUs. Proc. VLDB Endow. 2(2), 1378\u20131389 (2009)","journal-title":"Proc. VLDB Endow."},{"key":"581_CR65","unstructured":"Kim, J., Kim, Y.: HBM: Memory Solution for Bandwidth-Hungry Processors. \nhttps:\/\/doc.xdevs.com\/doc\/Memory\/HBM\/Hynix\/HC26.11.310-HBM-Bandwidth-Kim-Hynix-Hot%20Chips%20HBM%202014%20v7.pdf\n\n (2014). Accessed 29 Aug 2018"},{"key":"581_CR66","unstructured":"Kinetica: Kinetica. \nhttp:\/\/www.kinetica.com\/\n\n. Accessed 3 June 2018"},{"key":"581_CR67","doi-asserted-by":"crossref","unstructured":"Kocberber, O., Grot, B., Picorel, J., Falsafi, B., Lim, K., Ranganathan, P.: Meet the Walkers. PROC of the 46th MICRO pp. 1\u201312 (2013)","DOI":"10.1145\/2540708.2540748"},{"issue":"2","key":"581_CR68","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1145\/1534916.1534919","volume":"2","author":"D Koch","year":"2009","unstructured":"Koch, D., Beckhoff, C., Teich, J.: Hardware decompression techniques for FPGA-based embedded systems. ACM Trans. Reconf. Technol. Syst. 2(2), 9 (2009)","journal-title":"ACM Trans. Reconf. Technol. Syst."},{"key":"581_CR69","doi-asserted-by":"crossref","unstructured":"Koch, D., Torresen, J.: FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting. In: Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 45\u201354. ACM (2011)","DOI":"10.1145\/1950413.1950427"},{"key":"581_CR70","unstructured":"Kruger, F.: CPU bandwidth: the worrisome 2020 trend. \nhttps:\/\/blog.westerndigital.com\/cpu-bandwidth-the-worrisome-2020-trend\/\n\n (March 23, 2016). Accessed 03 May 2017"},{"key":"581_CR71","doi-asserted-by":"crossref","unstructured":"Lang, H., Leis, V., Albutiu, M.C., Neumann, T., Kemper, A.: Massively parallel NUMA-aware hash joins. In: In Memory Data Management and Analysis, pp. 3\u201314. Springer (2015)","DOI":"10.1007\/978-3-319-13960-9_1"},{"issue":"12","key":"581_CR72","doi-asserted-by":"publisher","first-page":"1706","DOI":"10.14778\/3137765.3137776","volume":"10","author":"J Lee","year":"2017","unstructured":"Lee, J., Kim, H., Yoo, S., Choi, K., Hofstee, H.P., Nam, G.J., Nutter, M.R., Jamsek, D.: ExtraV: boosting graph processing near storage with a coherent accelerator. Proc. VLDB Endow. 10(12), 1706\u20131717 (2017)","journal-title":"Proc. VLDB Endow."},{"key":"581_CR73","doi-asserted-by":"crossref","unstructured":"Lei, J., Chen, Y., Li, Y., Cong, J.: A high-throughput architecture for lossless decompression on FPGA designed using HLS. In: Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 277\u2013277. ACM (2016)","DOI":"10.1145\/2847263.2847305"},{"issue":"9","key":"581_CR74","doi-asserted-by":"publisher","first-page":"1297","DOI":"10.1109\/TVLSI.2008.2003512","volume":"17","author":"MB Lin","year":"2009","unstructured":"Lin, M.B., Chang, Y.Y.: A New Architecture of a Two-Stage Lossless Data Compression and Decompression Algorithm. IEEE Trans. VLSI Syst. 17(9), 1297\u20131303 (2009)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"581_CR75","doi-asserted-by":"crossref","unstructured":"Liu, H.Y., Carloni, L.P.: On learning-based methods for design-space exploration with high-level synthesis. In: Proceedings of the 50th Annual Design Automation Conference, p.\u00a050. ACM (2013)","DOI":"10.1145\/2463209.2488795"},{"issue":"11","key":"581_CR76","doi-asserted-by":"publisher","first-page":"1317","DOI":"10.14778\/3236187.3236188","volume":"11","author":"D Mahajan","year":"2018","unstructured":"Mahajan, D., Kim, J.K., Sacks, J., Ardalan, A., Kumar, A., Esmaeilzadeh, H.: In-RDBMS hardware acceleration of advanced analytics. Proc. VLDB Endow. 11(11), 1317\u20131331 (2018)","journal-title":"Proc. VLDB Endow."},{"key":"581_CR77","unstructured":"Mahony, A.O., Tringale, A., Duquette, J.J., O\u2019carroll, P.: Reduction of execution stalls of LZ4 decompression via parallelization. US Patent 9,973,210 (2018)"},{"key":"581_CR78","unstructured":"Marcelino, R., Neto, H.C., Cardoso, J.M.: Unbalanced FIFO sorting for FPGA-based systems. In: 16th IEEE International Conference on Electronics, Circuits, and Systems, 2009. ICECS 2009, pp. 431\u2013434. IEEE (2009)"},{"key":"581_CR79","unstructured":"Mashimo, S., Van\u00a0Chu, T., Kise, K.: High-performance hardware merge sorter. In: IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2017, pp. 1\u20138. IEEE (2017)"},{"key":"581_CR80","unstructured":"Mellanox Technologies: Mellanox Innova\u2122-2 flex open programmable SmartNIC. \nhttp:\/\/www.mellanox.com\/page\/products_dyn?product_family=276&mtag=programmable_adapter_cards_innova2flex\n\n. Accessed 28 Apr 2019"},{"key":"581_CR81","unstructured":"Mostak, T.: An overview of MapD (massively parallel database). White Paper, Massachusetts Institute of Technology (2013)"},{"key":"581_CR82","doi-asserted-by":"crossref","unstructured":"Mueller, R., Teubner, J.: FPGA: what\u2019s in it for a database? In: Proceedings of the 2009 ACM SIGMOD International Conference on Management of Data, pp. 999\u20131004. ACM (2009)","DOI":"10.1145\/1559845.1559965"},{"key":"581_CR83","doi-asserted-by":"crossref","unstructured":"Mueller, R., Teubner, J.: FPGAs: a new point in the database design space. In: Proceedings of the 13th International Conference on Extending Database Technology, pp. 721\u2013723. ACM (2010)","DOI":"10.1145\/1739041.1739137"},{"issue":"1","key":"581_CR84","doi-asserted-by":"publisher","first-page":"910","DOI":"10.14778\/1687627.1687730","volume":"2","author":"R Mueller","year":"2009","unstructured":"Mueller, R., Teubner, J., Alonso, G.: Data processing on FPGAs. Proc. VLDB Endow. 2(1), 910\u2013921 (2009)","journal-title":"Proc. VLDB Endow."},{"issue":"1","key":"581_CR85","doi-asserted-by":"publisher","first-page":"229","DOI":"10.14778\/1687627.1687654","volume":"2","author":"R Mueller","year":"2009","unstructured":"Mueller, R., Teubner, J., Alonso, G.: Streams on wires: a query compiler for FPGAs. Proc. VLDB Endow. 2(1), 229\u2013240 (2009)","journal-title":"Proc. VLDB Endow."},{"key":"581_CR86","doi-asserted-by":"crossref","unstructured":"Mueller, R., Teubner, J., Alonso, G.: Glacier: a query-to-hardware compiler. In: Proceedings of the 2010 ACM SIGMOD International Conference on Management of Data, pp. 1159\u20131162. ACM (2010)","DOI":"10.1145\/1807167.1807307"},{"issue":"1","key":"581_CR87","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s00778-011-0232-z","volume":"21","author":"R Mueller","year":"2012","unstructured":"Mueller, R., Teubner, J., Alonso, G.: Sorting networks on FPGAs. VLDB J. 21(1), 1\u201323 (2012)","journal-title":"VLDB J."},{"key":"581_CR88","unstructured":"Mulder, Y.: Feeding high-bandwidth streaming-based FPGA accelerators. Master\u2019s Thesis, Delft University of Technology, Mekelweg 4, 2628 CD Delft, The Netherlands (2018)"},{"key":"581_CR89","unstructured":"Nallatech: OpenCAPI enabled FPGAs\u2014the perfect bridge to a data centric world. \nhttps:\/\/openpowerfoundation.org\/wp-content\/uploads\/2018\/10\/Allan-Cantle.Nallatech-Presentation-2018-OPF-Summit_Amsterdam-presentation.pdf\n\n (2018). Accessed 25 Oct 2018"},{"key":"581_CR90","doi-asserted-by":"crossref","unstructured":"Nane, R., Sima, V.M., Olivier, B., Meeuws, R., Yankova, Y., Bertels, K.: DWARV 2.0: a CoSy-based C-to-VHDL hardware compiler. In: 22nd International Conference on Field Programmable Logic and Applications (FPL), pp. 619\u2013622. IEEE (2012)","DOI":"10.1109\/FPL.2012.6339221"},{"issue":"10","key":"581_CR91","doi-asserted-by":"publisher","first-page":"1591","DOI":"10.1109\/TCAD.2015.2513673","volume":"35","author":"R Nane","year":"2016","unstructured":"Nane, R., Sima, V.M., Pilato, C., Choi, J., Fort, B., Canis, A., Chen, Y.T., Hsiao, H., Brown, S., Ferrandi, F., et al.: A survey and evaluation of FPGA high-level synthesis tools. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(10), 1591\u20131604 (2016)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"581_CR92","unstructured":"Napatech: Napatech SmartNIC solution for hardware offload. \nhttps:\/\/www.napatech.com\/support\/resources\/solution-descriptions\/napatech-smartnic-solution-for-hardware-offload\/\n\n. Accessed 28 Apr 2019"},{"key":"581_CR93","unstructured":"Nikhil, R.: Bluespec System Verilog: efficient, correct RTL from high level specifications. In: Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-design, 2004. MEMOCODE\u201904., pp. 69\u201370. IEEE (2004)"},{"key":"581_CR94","unstructured":"Nyberg, C., Shah, M., Govindaraju, N.: Sort benchmark home page. \nhttp:\/\/sortbenchmark.org\/\n\n. Accessed 03 Aug 2018"},{"key":"581_CR95","unstructured":"OpenPOWER: SNAP framework hardware and software. \nhttps:\/\/github.com\/open-power\/snap\/\n\n. Accessed 03 June 2018"},{"key":"581_CR96","unstructured":"Ouyang, J., Qi, W., Yong, W., Tu, Y., Wang, J., Jia, B.: SDA: software-defined accelerator for general-purpose distributed big data analysis system. In: Hot Chips: A Symposium on High Performance Chips, Hotchips (2016)"},{"key":"581_CR97","unstructured":"Owaida, M., Sidler, D., Kara, K., Alonso, G.: Centaur: a framework for hybrid CPU-FPGA databases. In: IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2017, pp. 211\u2013218. IEEE (2017)"},{"key":"581_CR98","doi-asserted-by":"crossref","unstructured":"Papaphilippou, P., Luk, W.: Accelerating database systems using FPGAs: a survey. In: 2018 28th International Conference on Field Programmable Logic and Applications (FPL), pp. 125\u20131255. IEEE (2018)","DOI":"10.1109\/FPL.2018.00030"},{"key":"581_CR99","unstructured":"PCI-SIG: PCI-SIG $$\\textregistered $$ announces upcoming PCI express $$\\textregistered $$ 6.0 specification to reach 64 GT\/s. \nhttps:\/\/www.businesswire.com\/news\/home\/20190618005945\/en\/PCI-SIG%C2%AE-Announces-Upcoming-PCI-Express%C2%AE-6.0-Specification\n\n. Accessed 01 July 2019"},{"key":"581_CR100","unstructured":"PCI-SIG: Specifications PCI-SIG. \nhttps:\/\/pcisig.com\/specifications\n\n. Accessed 01 July 2019"},{"key":"581_CR101","doi-asserted-by":"crossref","unstructured":"Peltenburg, J., van Straten, J., Brobbel, M., Hofstee, H.P., Al-Ars, Z.: Supporting columnar in-memory formats on FPGA: the hardware design of fletcher for Apache Arrow. In: International Symposium on Applied Reconfigurable Computing, pp. 32\u201347. Springer (2019)","DOI":"10.1007\/978-3-030-17227-5_3"},{"key":"581_CR102","doi-asserted-by":"crossref","unstructured":"Pilato, C., Ferrandi, F.: Bambu: a modular framework for the high level synthesis of memory-intensive applications. In: 2013 23rd International Conference on Field programmable Logic and Applications, pp. 1\u20134. IEEE (2013)","DOI":"10.1109\/FPL.2013.6645550"},{"issue":"3","key":"581_CR103","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/2678373.2665678","volume":"42","author":"A Putnam","year":"2014","unstructured":"Putnam, A., Caulfield, A.M., Chung, E.S., Chiou, D., Constantinides, K., Demme, J., Esmaeilzadeh, H., Fowers, J., Gopal, G.P., Gray, J., et al.: A reconfigurable fabric for accelerating large-scale datacenter services. ACM SIGARCH Comput. Archit. News 42(3), 13\u201324 (2014)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"581_CR104","doi-asserted-by":"crossref","unstructured":"Qiao, W., Du, J., Fang, Z., Wang, L., Lo, M., Chang, M.C.F., Cong, J.: High-throughput lossless compression on tightly coupled CPU-FPGA platforms. In: FPGA, p. 291 (2018)","DOI":"10.1145\/3174243.3174987"},{"key":"581_CR105","unstructured":"Qiao, Y.: An FPGA-based snappy decompressor-filter. Master\u2019s Thesis, Delft University of Technology (2018)"},{"issue":"4","key":"581_CR106","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MCSE.2010.93","volume":"12","author":"TC Scofield","year":"2010","unstructured":"Scofield, T.C., Delmerico, J.A., Chaudhary, V., Valente, G.: XtremeData dbX: an FPGA-based data warehouse appliance. Comput. Sci. Eng. 12(4), 66\u201373 (2010)","journal-title":"Comput. Sci. Eng."},{"key":"581_CR107","doi-asserted-by":"crossref","unstructured":"Sadoghi, M., Javed, R., Tarafdar, N., Singh, H., Palaniappan, R., Jacobsen, H.A.: Multi-query stream processing on FPGAs. In: 2012 IEEE 28th International Conference on Data Engineering, pp. 1229\u20131232. IEEE (2012)","DOI":"10.1109\/ICDE.2012.39"},{"key":"581_CR108","doi-asserted-by":"crossref","unstructured":"Saitoh, M., Elsayed, E.A., Van\u00a0Chu, T., Mashimo, S., Kise, K.: A high-performance and cost-effective hardware merge sorter without feedback datapath. In: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 197\u2013204. IEEE (2018)","DOI":"10.1109\/FCCM.2018.00038"},{"key":"581_CR109","unstructured":"Salami, B., Arcas-Abella, O., Sonmez, N.: HATCH: hash table caching in hardware for efficient relational join on FPGA. In: IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2015, pp. 163\u2013163. IEEE (2015)"},{"key":"581_CR110","doi-asserted-by":"crossref","unstructured":"Salami, B., Arcas-Abella, O., Sonmez, N., Unsal, O., Kestelman, A.C.: Accelerating hash-based query processing operations on FPGAs by a hash table caching technique. In: Latin American High Performance Computing Conference, pp. 131\u2013145. Springer (2016)","DOI":"10.1007\/978-3-319-57972-6_10"},{"key":"581_CR111","volume-title":"Data Compression: The Complete Reference","author":"D Salomon","year":"2004","unstructured":"Salomon, D.: Data Compression: The Complete Reference. Springer, Berlin (2004)"},{"key":"581_CR112","unstructured":"Sharma, D.D.: Compute express link. \nhttps:\/\/docs.wixstatic.com\/ugd\/0c1418_d9878707bbb7427786b70c3c91d5fbd1.pdf\n\n (2019). Accessed 15 Apr 2019"},{"key":"581_CR113","doi-asserted-by":"crossref","unstructured":"Sidler, D., Istv\u00e1n, Z., Owaida, M., Alonso, G.: Accelerating pattern matching queries in hybrid CPU-FPGA architectures. In: Proceedings of the 2017 ACM International Conference on Management of Data, pp. 403\u2013415. ACM (2017)","DOI":"10.1145\/3035918.3035954"},{"key":"581_CR114","doi-asserted-by":"crossref","unstructured":"Sidler, D., Istv\u00e1n, Z., Owaida, M., Kara, K., Alonso, G.: doppioDB: a hardware accelerated database. In: Proceedings of the 2017 ACM International Conference on Management of Data, pp. 1659\u20131662. ACM (2017)","DOI":"10.1145\/3035918.3058746"},{"key":"581_CR115","doi-asserted-by":"crossref","unstructured":"Singh, D.P., Czajkowski, T.S., Ling, A.: Harnessing the power of FPGAs using altera\u2019s OpenCL compiler. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 5\u20136. ACM (2013)","DOI":"10.1145\/2435264.2435268"},{"key":"581_CR116","doi-asserted-by":"crossref","unstructured":"Sitaridi, E., Mueller, R., Kaldewey, T., Lohman, G., Ross, K.A.: Massively-parallel lossless data decompression. In: 2016 45th International Conference on Parallel Processing (ICPP), pp. 242\u2013247. IEEE (2016)","DOI":"10.1109\/ICPP.2016.35"},{"key":"581_CR117","doi-asserted-by":"crossref","unstructured":"Sommer, L., Korinth, J., Koch, A.: OpenMP device offloading to FPGA accelerators. In: 2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 201\u2013205. IEEE (2017)","DOI":"10.1109\/ASAP.2017.7995280"},{"key":"581_CR118","unstructured":"Song, W., Koch, D., Luj\u00e1n, M., Garside, J.: Parallel hardware merge sorter. In: IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2016, pp. 95\u2013102. IEEE (2016)"},{"key":"581_CR119","unstructured":"Srivastava, A., Chen, R., Prasanna, V.K., Chelmis, C.: A hybrid design for high performance large-scale sorting on FPGA. In: International Conference on ReConFigurable Computing and FPGAs (ReConFig), 2015, pp. 1\u20136. IEEE (2015)"},{"key":"581_CR120","unstructured":"Stephenson, M., Amarasinghe, S.: Predicting unroll factors using supervised classification. In: Proceedings of the International Symposium on Code Generation and Optimization, pp. 123\u2013134. IEEE Computer Society (2005)"},{"issue":"1\u20133","key":"581_CR121","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MCSE.2010.69","volume":"12","author":"JE Stone","year":"2010","unstructured":"Stone, J.E., Gohara, D., Shi, G.: OpenCL: a parallel programming standard for heterogeneous computing systems. Comput. Sci. Eng. 12(1\u20133), 66\u201373 (2010)","journal-title":"Comput. Sci. Eng."},{"issue":"4","key":"581_CR122","doi-asserted-by":"publisher","first-page":"928","DOI":"10.1145\/322344.322346","volume":"29","author":"JA Storer","year":"1982","unstructured":"Storer, J.A., Szymanski, T.G.: Data compression via textual substitution. J. ACM 29(4), 928\u2013951 (1982)","journal-title":"J. ACM"},{"key":"581_CR123","unstructured":"Stuecheli, J.: A new standard for high performance memory, acceleration and networks. \nhttp:\/\/opencapi.org\/2017\/04\/opencapi-new-standard-high-performance-memory-acceleration-networks\/\n\n. Accessed 3 June 2018"},{"issue":"1","key":"581_CR124","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1109\/MM.2013.107","volume":"34","author":"B Sukhwani","year":"2014","unstructured":"Sukhwani, B., Min, H., Thoennes, M., Dube, P., Brezzo, B., Asaad, S., Dillenberger, D.E.: Database analytics: a reconfigurable-computing approach. IEEE Micro 34(1), 19\u201329 (2014)","journal-title":"IEEE Micro"},{"key":"581_CR125","doi-asserted-by":"crossref","unstructured":"Sukhwani, B., Min, H., Thoennes, M., Dube, P., Iyer, B., Brezzo, B., Dillenberger, D., Asaad, S.: Database analytics acceleration using FPGAs. In: Proceedings of the 21st international conference on Parallel architectures and compilation techniques, pp. 411\u2013420. ACM (2012)","DOI":"10.1145\/2370816.2370874"},{"key":"581_CR126","unstructured":"Sukhwani, B., Thoennes, M., Min, H., Dube, P., Brezzo, B., Asaad, S., Dillenberger, D.: Large payload streaming database sort and projection on FPGAs. In: 25th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2013, pp. 25\u201332. IEEE (2013)"},{"issue":"2","key":"581_CR127","doi-asserted-by":"publisher","first-page":"1","DOI":"10.2200\/S00514ED1V01Y201306DTM035","volume":"5","author":"J Teubner","year":"2013","unstructured":"Teubner, J., Woods, L.: Data processing on FPGAs. Synth. Lect. Data Manag. 5(2), 1\u2013118 (2013)","journal-title":"Synth. Lect. Data Manag."},{"issue":"4","key":"581_CR128","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1145\/2536800","volume":"38","author":"J Teubner","year":"2013","unstructured":"Teubner, J., Woods, L., Nie, C.: XLynx-an FPGA-based XML filter for hybrid XQuery processing. ACM Trans. Database Syst. 38(4), 23 (2013)","journal-title":"ACM Trans. Database Syst."},{"key":"581_CR129","unstructured":"Thompto, B.: POWER9: processor for the cognitive era. In: Hot Chips 28 Symposium (HCS), 2016 IEEE, pp. 1\u201319. IEEE (2016)"},{"key":"581_CR130","unstructured":"Ueda, T., Ito, M., Ohara, M.: A dynamically reconfigurable equi-joiner on FPGA. IBM Technical Report RT0969 (2015)"},{"key":"581_CR131","unstructured":"Van\u00a0Lunteren, J., Rohrer, J., Atasu, K., Hagleitner, C.: Regular expression acceleration at multiple tens of Gb\/s. In: 1st Workshop on Accelerators for High-Performance Architectures in Conjunction with ICS (2009)"},{"issue":"2","key":"581_CR132","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1145\/3003665.3003669","volume":"45","author":"W Wang","year":"2016","unstructured":"Wang, W., Zhang, M., Chen, G., Jagadish, H., Ooi, B.C., Tan, K.L.: Database meets deep learning: challenges and opportunities. ACM SIGMOD Rec. 45(2), 17\u201322 (2016)","journal-title":"ACM SIGMOD Rec."},{"key":"581_CR133","doi-asserted-by":"crossref","unstructured":"Wang, Z., He, B., Zhang, W.: A study of data partitioning on OpenCL-based FPGAs. In: 2015 25th International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20138. IEEE (2015)","DOI":"10.1109\/FPL.2015.7293941"},{"key":"581_CR134","doi-asserted-by":"crossref","unstructured":"Watanabe, Y., Lee, J., Boku, T., Sato, M.: Trade-off of offloading to FPGA in OpenMP task-based programming. In: International Workshop on OpenMP, pp. 96\u2013110. Springer (2018)","DOI":"10.1007\/978-3-319-98521-3_7"},{"issue":"6","key":"581_CR135","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MC.1984.1659158","volume":"17","author":"TA Welch","year":"1984","unstructured":"Welch, T.A.: A technique for high-performance data compression. Computer 17(6), 8\u201319 (1984). \nhttps:\/\/doi.org\/10.1109\/MC.1984.1659158","journal-title":"Computer"},{"key":"581_CR136","doi-asserted-by":"crossref","unstructured":"Wenzel, L., Schmid, R., Martin, B., Plauth, M., Eberhardt, F., Polze, A.: Getting started with CAPI SNAP: hardware development for software engineers. In: European Conference on Parallel Processing, pp. 187\u2013198. Springer (2018)","DOI":"10.1007\/978-3-030-10549-5_15"},{"key":"581_CR137","unstructured":"Wirbel, L.: Xilinx SDAccel: a unified development environment for tomorrow\u2019s data center. Technical Report, The Linley Group Inc. (2014)"},{"key":"581_CR138","unstructured":"Wissolik, M., Zacher, D., Torza, A., Da, B.: Virtex UltraScale+ HBM FPGA: a revolutionary increase in memory performance. Xilinx Whitepaper (2017)"},{"issue":"11","key":"581_CR139","doi-asserted-by":"publisher","first-page":"963","DOI":"10.14778\/2732967.2732972","volume":"7","author":"L Woods","year":"2014","unstructured":"Woods, L., Istv\u00e1n, Z., Alonso, G.: Ibex: an intelligent storage engine with support for advanced SQL offloading. Proc. VLDB Endow. 7(11), 963\u2013974 (2014)","journal-title":"Proc. VLDB Endow."},{"key":"581_CR140","unstructured":"Wu, L., Barker, R.J., Kim, M.A., Ross, K.A.: Hardware-accelerated range partitioning. Columbia University Computer Science Technical Reports (2012)"},{"key":"581_CR141","unstructured":"Xilinx: GZIP\/ZLIB\/Deflate data compression core. \nhttp:\/\/www.cast-inc.com\/ip-cores\/data\/zipaccel-d\/cast-zipaccel-d-x.pdf\n\n (2016). Accessed 03 Aug 2018"},{"key":"581_CR142","unstructured":"Xilinx: UltraScale FPGA product tables and product selection guide. \nhttps:\/\/www.xilinx.com\/support\/documentation\/selection-guides\/ultrascale-plus-fpga-product-selection-guide.pdf\n\n (2018). Accessed 03 Sept 2018"},{"issue":"10","key":"581_CR143","doi-asserted-by":"publisher","first-page":"817","DOI":"10.14778\/2536206.2536210","volume":"6","author":"Y Yuan","year":"2013","unstructured":"Yuan, Y., Lee, R., Zhang, X.: The Yin and Yang of processing data warehousing queries on GPU devices. Proc. VLDB Endow. 6(10), 817\u2013828 (2013)","journal-title":"Proc. VLDB Endow."},{"key":"581_CR144","doi-asserted-by":"crossref","unstructured":"Zacharopoulos, G., Barbon, A., Ansaloni, G., Pozzi, L.: Machine learning approach for loop unrolling factor prediction in high level synthesis. In: 2018 International Conference on High Performance Computing & Simulation (HPCS), pp. 91\u201397. IEEE (2018)","DOI":"10.1109\/HPCS.2018.00030"},{"key":"581_CR145","unstructured":"Zeng, X.: FPGA-based high throughput merge sorter. Master\u2019s Thesis, Delft University of Technology (2018)"},{"key":"581_CR146","unstructured":"Zhang, C., Chen, R., Prasanna, V.: High throughput large scale sorting on a CPU-FPGA heterogeneous platform. In: Parallel and Distributed Processing Symposium Workshops, 2016 IEEE International, pp. 148\u2013155. IEEE (2016)"},{"issue":"12","key":"581_CR147","doi-asserted-by":"publisher","first-page":"1374","DOI":"10.14778\/2536274.2536319","volume":"6","author":"S Zhang","year":"2013","unstructured":"Zhang, S., He, J., He, B., Lu, M.: Omnidb: towards portable and efficient query processing on parallel cpu\/gpu architectures. Proc. VLDB Endow. 6(12), 1374\u20131377 (2013)","journal-title":"Proc. VLDB Endow."},{"key":"581_CR148","unstructured":"Zhou, X., Ito, Y., Nakano, K.: An efficient implementation of LZW decompression in the FPGA. In: IEEE International Parallel and Distributed Processing Symposium Workshops, 2016, pp. 599\u2013607. IEEE (2016)"},{"issue":"3","key":"581_CR149","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1109\/TIT.1977.1055714","volume":"23","author":"J Ziv","year":"1977","unstructured":"Ziv, J., Lempel, A.: A universal algorithm for sequential data compression. IEEE Trans. Inf. Theory 23(3), 337\u2013343 (1977)","journal-title":"IEEE Trans. Inf. Theory"},{"issue":"5","key":"581_CR150","doi-asserted-by":"publisher","first-page":"530","DOI":"10.1109\/TIT.1978.1055934","volume":"24","author":"J Ziv","year":"1978","unstructured":"Ziv, J., Lempel, A.: Compression of individual sequences via variable-rate coding. IEEE Trans. Inf. Theory 24(5), 530\u2013536 (1978)","journal-title":"IEEE Trans. Inf. Theory"}],"container-title":["The VLDB Journal"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00778-019-00581-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00778-019-00581-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00778-019-00581-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,24]],"date-time":"2020-10-24T23:15:55Z","timestamp":1603581355000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00778-019-00581-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,26]]},"references-count":150,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020,1]]}},"alternative-id":["581"],"URL":"https:\/\/doi.org\/10.1007\/s00778-019-00581-w","relation":{},"ISSN":["1066-8888","0949-877X"],"issn-type":[{"value":"1066-8888","type":"print"},{"value":"0949-877X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10,26]]},"assertion":[{"value":"5 December 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 July 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 October 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 October 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}