{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T12:01:51Z","timestamp":1751112111298,"version":"3.37.3"},"reference-count":74,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2022,4,29]],"date-time":"2022-04-29T00:00:00Z","timestamp":1651190400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2022,4,29]],"date-time":"2022-04-29T00:00:00Z","timestamp":1651190400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100005714","name":"Technische Universit\u00e4t Darmstadt","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100005714","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The VLDB Journal"],"published-print":{"date-parts":[[2022,11]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>In our initial DaMoN paper, we set out the goal to revisit the results of \u201cStarring into the Abyss [...] of Concurrency Control with [1000] Cores\u201d (Yu in Proc. VLDB Endow 8: 209-220, 2014). Against their assumption, today we do not see single-socket CPUs with 1000 cores. Instead, multi-socket hardware is prevalent today and in fact offers over 1000 cores. Hence, we evaluated concurrency control (CC) schemes on a real (Intel-based) multi-socket platform. To our surprise, we made interesting findings opposing results of the original analysis that we discussed in our initial DaMoN paper. In this paper, we further broaden our analysis, detailing the effect of hardware and workload characteristics via additional real hardware platforms (IBM Power8 and 9) and the full TPC-C transaction mix. Among others, we identified clear connections between the performance of the CC schemes and hardware characteristics, especially concerning NUMA and CPU cache. Overall, we conclude that no CC scheme can efficiently make use of large multi-socket hardware in a robust manner and suggest several directions on how CC schemes and overall OLTP DBMS should evolve in future.<\/jats:p>","DOI":"10.1007\/s00778-022-00742-4","type":"journal-article","created":{"date-parts":[[2022,4,29]],"date-time":"2022-04-29T21:02:53Z","timestamp":1651266173000},"page":"1185-1213","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["The full story of 1000 cores"],"prefix":"10.1007","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0826-8645","authenticated-orcid":false,"given":"Tiemo","family":"Bang","sequence":"first","affiliation":[]},{"given":"Norman","family":"May","sequence":"additional","affiliation":[]},{"given":"Ilia","family":"Petrov","sequence":"additional","affiliation":[]},{"given":"Carsten","family":"Binnig","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,4,29]]},"reference":[{"key":"742_CR1","unstructured":"Advanced Micro Devices, Inc.: AMD EPYC$$^{{\\rm TM}}$$ 7003 SERIES PROCESSORS (2021). https:\/\/www.amd.com\/system\/files\/documents\/amd-epyc-7003-series-datasheet.pdf"},{"issue":"2","key":"742_CR2","doi-asserted-by":"publisher","first-page":"121","DOI":"10.14778\/3149193.3149194","volume":"11","author":"R Appuswamy","year":"2017","unstructured":"Appuswamy, R., Anadiotis, A.C., Porobic, D., Iman, M.K., Ailamaki, A.: Analyzing the impact of system architecture on the scalability of OLTP engines for high-contention workloads. Proc. VLDB Endow. 11(2), 121\u2013134 (2017). https:\/\/doi.org\/10.14778\/3149193.3149194","journal-title":"Proc. VLDB Endow."},{"key":"742_CR3","doi-asserted-by":"publisher","unstructured":"Bang, T., May, N., Petrov, I., Binnig, C.: The tale of 1000 cores: an evaluation of concurrency control on real(ly) large multi-socket hardware. In: Proceedings of the 16th International Workshop on Data Management on New Hardware, pp. 3:1\u20133:9. ACM (2020). https:\/\/doi.org\/10.1145\/3399666.3399910","DOI":"10.1145\/3399666.3399910"},{"key":"742_CR4","unstructured":"Bang, T., May, N., Petrov, I., Binnig, C.: AnyDB: An architecture-less DBMS for any workload. In: 11th Annual Conference on Innovative Data Systems Research (CIDR \u201821) (2021). http:\/\/cidrdb.org\/cidr2021\/papers\/cidr2021_paper10.pdf"},{"key":"742_CR5","doi-asserted-by":"publisher","unstructured":"Bang, T., May, N., Petrov, I., Binnig, C.: The full story of 1000 cores: an examination of concurrency control on real(ly) large multi-socket hardware - measurements, logs, plots (2021). Archived: https:\/\/doi.org\/10.48328\/tudatalib-726, browsable: https:\/\/github.com\/DataManagementLab\/VLDBJ_1000_cores_measurements","DOI":"10.48328\/tudatalib-726"},{"key":"742_CR6","doi-asserted-by":"publisher","unstructured":"Bang, T., May, N., Petrov, I., Binnig, C.: The full story of 1000 cores: An examination of concurrency control on real(ly) large multi-socket hardware - source code (2021). Archived: https:\/\/doi.org\/10.48328\/tudatalib-727, browsable: https:\/\/github.com\/DataManagementLab\/DBx1000","DOI":"10.48328\/tudatalib-727"},{"issue":"2","key":"742_CR7","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1145\/356842.356846","volume":"13","author":"PA Bernstein","year":"1981","unstructured":"Bernstein, P.A., Goodman, N.: Concurrency control in distributed database systems. ACM Comput. Surv. 13(2), 185\u2013221 (1981)","journal-title":"ACM Comput. Surv."},{"issue":"4","key":"742_CR8","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1145\/319996.319998","volume":"8","author":"PA Bernstein","year":"1983","unstructured":"Bernstein, P.A., Goodman, N.: Multiversion concurrency control-theory and algorithms. ACM Trans. Database Syst. 8(4), 465\u2013483 (1983)","journal-title":"ACM Trans. Database Syst."},{"key":"742_CR9","doi-asserted-by":"publisher","unstructured":"Brown, T., Kogan, A., Lev, Y., Luchangco, V.: Investigating the performance of hardware transactions on a multi-socket machine. In: Proceedings of the 28th ACM Symposium on Parallelism in Algorithms and Architectures, pp. 121\u2013132. ACM, 2935796 (2016). https:\/\/doi.org\/10.1145\/2935764.2935796","DOI":"10.1145\/2935764.2935796"},{"key":"742_CR10","unstructured":"Celtruda, J.O., Crosthwait, W.R., Earle, J.G., Henderson, R.F., Fennel, J.W.J.: Apparatus and method for serializing instructions from two independent instruction streams (1972). https:\/\/worldwide.espacenet.com\/patent\/search?q=pn%3DCA954227A"},{"key":"742_CR11","doi-asserted-by":"publisher","unstructured":"Clements, A.T., Kaashoek, M.F., Zeldovich, N.: Scalable address spaces using RCU balanced trees. In: Proceedings of the Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 199\u2013210. Association for Computing Machinery (2012). https:\/\/doi.org\/10.1145\/2150976.2150998","DOI":"10.1145\/2150976.2150998"},{"key":"742_CR12","doi-asserted-by":"publisher","unstructured":"David, T., Guerraoui, R., Trigonakis, V.: Everything you always wanted to know about synchronization but were afraid to ask. In: Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems Principles, pp. 33\u201348. ACM, 2522714 (2013). https:\/\/doi.org\/10.1145\/2517349.2522714","DOI":"10.1145\/2517349.2522714"},{"key":"742_CR13","doi-asserted-by":"publisher","unstructured":"Dice, D., Kogan, A.: Avoiding Scalability Collapse by Restricting Concurrency. Lecture Notes in Computer Science, pp. 363\u2013376. Springer International Publishing (2019). https:\/\/doi.org\/10.1007\/978-3-030-29400-7_26","DOI":"10.1007\/978-3-030-29400-7_26"},{"key":"742_CR14","doi-asserted-by":"publisher","unstructured":"Ding, J., Minhas, U.F., Yu, J., Wang, C., Do, J., Li, Y., Zhang, H., Chandramouli, B., Gehrke, J., Kossmann, D., Lomet, D., Kraska, T.: Alex: an updatable adaptive learned index. In: Proceedings of the 2020 ACM SIGMOD International Conference on Management of Data, SIGMOD \u201920, SIGMOD \u201920, pp. 969\u2013984. ACM (2020). https:\/\/doi.org\/10.1145\/3318464.3389711","DOI":"10.1145\/3318464.3389711"},{"key":"742_CR15","unstructured":"Drepper, U.: What every programmer should know about memory (2007). https:\/\/people.freebsd.org\/~lstewart\/articles\/cpumemory.pdf"},{"issue":"4","key":"742_CR16","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1145\/2094114.2094126","volume":"40","author":"F F\u00e4rber","year":"2012","unstructured":"F\u00e4rber, F., Cha, S.K., Primsch, J., Bornh\u00f6vd, C., Sigg, S., Lehner, W.: SAP HANA database: data management for modern business applications. SIGMOD Rec. 40(4), 45\u201351 (2012). https:\/\/doi.org\/10.1145\/2094114.2094126","journal-title":"SIGMOD Rec."},{"key":"742_CR17","doi-asserted-by":"publisher","unstructured":"Farshin, A., Roozbeh, A., Maguire, G.Q., Kosti\u0107, D.: Make the most out of last level cache in Intel processors. In: Proceedings of the Fourteenth EuroSys Conference 2019. Association for Computing Machinery, p. Article 8 (2019). https:\/\/doi.org\/10.1145\/3302424.3303977","DOI":"10.1145\/3302424.3303977"},{"key":"742_CR18","unstructured":"Franke, H., Russell, R., Kirkwood, M.: Fuss, futexes and furwocks: fast userlevel locking in Linux. In: AUUG Conference Proceedings, vol.\u00a085, pp. 479 \u2013 495. AUUG, Inc. Kensington, NSW, Australia (2002). https:\/\/www.kernel.org\/doc\/mirror\/ols2002.pdf#page=479"},{"issue":"5","key":"742_CR19","doi-asserted-by":"publisher","first-page":"553","DOI":"10.14778\/3055540.3055548","volume":"10","author":"R Harding","year":"2017","unstructured":"Harding, R., Van Aken, D., Pavlo, A., Stonebraker, M.: An evaluation of distributed concurrency control. Proc. VLDB Endow. 10(5), 553\u2013564 (2017). https:\/\/doi.org\/10.14778\/3055540.3055548","journal-title":"Proc. VLDB Endow."},{"key":"742_CR20","volume-title":"Computer architecture: a quantitative approach","author":"JL Hennessy","year":"2012","unstructured":"Hennessy, J.L.: Computer architecture: a quantitative approach, 5th edn. Morgan Kaufmann Publication, Burlington (2012)","edition":"5"},{"key":"742_CR21","unstructured":"Hewlett Packard Enterprise: The Unique Modular Architecture of HPE Superdome Flex: How it Works and Why it Matters (2018). https:\/\/community.hpe.com\/t5\/Servers-The-Right-Compute\/The-unique-modular-architecture-of-HPE-Superdome-Flex-How-it\/ba-p\/7001330#.XnsMbEBFyAg"},{"key":"742_CR22","unstructured":"Hewlett Packard Enterprise Development LP: HPE Superdome Flex, Intel Processors Scale SAP HANA (2018). https:\/\/www.intel.com\/content\/www\/us\/en\/big-data\/hpe-superdome-flex-sap-hana-wp.html"},{"key":"742_CR23","unstructured":"Hewlett Packard Enterprise Development LP: HPE Superdome Flex Server Architecture and RAS (2020). https:\/\/assets.ext.hpe.com\/is\/content\/hpedam\/documents\/a00036000-6999\/a00036491\/a00036491enw.pdf"},{"key":"742_CR24","doi-asserted-by":"publisher","unstructured":"Hilprecht, B., Binnig, C., R\u00f6hm, U.: Learning a partitioning advisor for cloud databases. In: Proceedings of the 2020 ACM SIGMOD International Conference on Management of Data, SIGMOD \u201920, pp. 143\u2013157. ACM (2020). https:\/\/doi.org\/10.1145\/3318464.3389704","DOI":"10.1145\/3318464.3389704"},{"key":"742_CR25","unstructured":"Hilprecht, B., Binnig, C.: One model to rule them all: towards zero-shot learning for databases. In: 11th Annual Conference on Innovative Data Systems Research (CIDR \u201822) (2022)"},{"issue":"5","key":"742_CR26","doi-asserted-by":"publisher","first-page":"629","DOI":"10.14778\/3377369.3377373","volume":"13","author":"Y Huang","year":"2020","unstructured":"Huang, Y., Qian, W., Kohler, E., Liskov, B., Shrira, L.: Opportunities for optimism in contended main-memory multicore transactions. Proc. VLDB Endow. 13(5), 629\u2013642 (2020). https:\/\/doi.org\/10.14778\/3377369.3377373","journal-title":"Proc. VLDB Endow."},{"key":"742_CR27","unstructured":"Idreos, S., Dayan, N., Qin, W., Akmanalp, M., Hilgard, S., Ross, A., Lennon, J., Jain, V., Gupta, H., Li, D., Zhu, Z.: Learning key-value store design. CoRR (2019). arxiv:1907.05443"},{"key":"742_CR28","unstructured":"Idreos, S., Dayan, N., Qin, W., Akmanalp, M., Hilgard, S., Ross, A., Lennon, J., Jain, V., Gupta, H., Li, D., et\u00a0al.: Design continuums and the path toward self-designing key-value stores that know and learn. In: 9th Annual Conference on Innovative Data Systems Research (CIDR \u201819) (2019)"},{"key":"742_CR29","unstructured":"Intel Corporation: Intel\u00ae64 and IA-32 Architectures Software Developer\u2019s Manual Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D and 4 (2019)"},{"key":"742_CR30","unstructured":"International Business Machines Corporation: POWER8 Processor User\u2019s Manual for the Single-Chip Module (Version 1.3) (2016). https:\/\/openpowerfoundation.org\/?resource_lib=power8-processor-users-manual"},{"key":"742_CR31","unstructured":"International Business Machines Corporation: POWER9 Processor User\u2019s Manual (Version 2.1) (2019). https:\/\/openpowerfoundation.org\/?resource_lib=power9-processor-users-manual"},{"issue":"2","key":"742_CR32","doi-asserted-by":"publisher","first-page":"1496","DOI":"10.14778\/1454159.1454211","volume":"1","author":"R Kallman","year":"2008","unstructured":"Kallman, R., Kimura, H., Natkins, J., Pavlo, A., Rasin, A., Zdonik, S., Jones, E.P.C., Madden, S., Stonebraker, M., Zhang, Y., Hugg, J., Abadi, D.J.: H-Store: a high-performance, distributed main memory transaction processing system. Proc. VLDB Endow. 1(2), 1496\u20131499 (2008). https:\/\/doi.org\/10.14778\/1454159.1454211","journal-title":"Proc. VLDB Endow."},{"issue":"13","key":"742_CR33","doi-asserted-by":"publisher","first-page":"2209","DOI":"10.14778\/3275366.3284966","volume":"11","author":"T Kersten","year":"2018","unstructured":"Kersten, T., Leis, V., Kemper, A., Neumann, T., Pavlo, A., Boncz, P.: Everything you always wanted to know about compiled and vectorized queries but were afraid to ask. Proc. VLDB Endow. 11(13), 2209\u20132222 (2018). https:\/\/doi.org\/10.14778\/3275366.3284966","journal-title":"Proc. VLDB Endow."},{"key":"742_CR34","doi-asserted-by":"publisher","unstructured":"Kimura, H.: FOEDUS: OLTP engine for a thousand cores and NVRAM. In: Proceedings of the 2015 ACM SIGMOD International Conference on Management of Data, pp. 691\u2013706. ACM (2015). https:\/\/doi.org\/10.1145\/2723372.2746480","DOI":"10.1145\/2723372.2746480"},{"issue":"2","key":"742_CR35","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1145\/319566.319567","volume":"6","author":"HT Kung","year":"1981","unstructured":"Kung, H.T., Robinson, J.T.: On optimistic methods for concurrency control. ACM Trans. Database Syst. 6(2), 213\u2013226 (1981)","journal-title":"ACM Trans. Database Syst."},{"key":"742_CR36","unstructured":"Lahiri, T., Kissling, M.: Oracle\u2019s In-Memory Database Strategy for OLTP and Analytics (2015). https:\/\/www.doag.org\/formes\/pubfiles\/7378967\/2015-K-DB-Tirthankar_Lahiri-Oracle_s_In-Memory_Database_Strategy_for_Analytics_and_OLTP-Manuskript.pdf"},{"key":"742_CR37","doi-asserted-by":"publisher","unstructured":"Lim, H., Kaminsky, M., Andersen, D.G.: Cicada: Dependably fast multi-core in-memory transactions. In: Proceedings of the 2017 ACM International Conference on Management of Data, pp. 21\u201335. ACM (2017). https:\/\/doi.org\/10.1145\/3035918.3064015","DOI":"10.1145\/3035918.3064015"},{"issue":"12","key":"742_CR38","doi-asserted-by":"publisher","first-page":"1970","DOI":"10.14778\/3352063.3352112","volume":"12","author":"J Lu","year":"2019","unstructured":"Lu, J., Chen, Y., Herodotou, H., Babu, S.: Speedup your analytics: automatic parameter tuning for databases and big data systems. Proc. VLDB Endow. 12(12), 1970\u20131973 (2019). https:\/\/doi.org\/10.14778\/3352063.3352112","journal-title":"Proc. VLDB Endow."},{"key":"742_CR39","unstructured":"Mulnix, D.L.: Intel\u00aeXeon\u00aeProcessor Scalable Family Technical Overview (2017). https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/xeon-processor-scalable-family-technical-overview.html"},{"key":"742_CR40","doi-asserted-by":"publisher","unstructured":"Porobic, D., Liarou, E., Tozun, P., Ailamaki, A.: Atrapos: adaptive transaction processing on hardware islands. In: 2014 IEEE 30th International Conference on Data Engineering, p.\u00a012 (2014). https:\/\/doi.org\/10.1109\/ICDE.2014.6816692","DOI":"10.1109\/ICDE.2014.6816692"},{"issue":"5","key":"742_CR41","doi-asserted-by":"publisher","first-page":"625","DOI":"10.1007\/s00778-015-0413-2","volume":"25","author":"D Porobic","year":"2016","unstructured":"Porobic, D., Pandis, I., Branco, M., T\u00f6z\u00fcn, P., Ailamaki, A.: Characterization of the impact of hardware islands on OLTP. VLDB J. 25(5), 625\u2013650 (2016). https:\/\/doi.org\/10.1007\/s00778-015-0413-2","journal-title":"VLDB J."},{"key":"742_CR42","unstructured":"Prasaad, G., Cheung, A., Suciu, D.: Improving high contention OLTP performance via transaction scheduling, [cs] (2018). arXiv:1810.01997"},{"key":"742_CR43","unstructured":"Private conversation with Derek Schumacher, Russ Anderson, and Dimitri Sivanich of Hewlett Packard Enterprise (HPE). 2021-11-16"},{"issue":"12","key":"742_CR44","doi-asserted-by":"publisher","first-page":"1442","DOI":"10.14778\/2824032.2824043","volume":"8","author":"I Psaroudakis","year":"2015","unstructured":"Psaroudakis, I., Scheuer, T., May, N., Sellami, A., Ailamaki, A.: Scaling up concurrent main-memory column-store scans: towards adaptive NUMA-aware data and task placement. Proc. VLDB Endow. 8(12), 1442\u20131453 (2015). https:\/\/doi.org\/10.14778\/2824032.2824043","journal-title":"Proc. VLDB Endow."},{"key":"742_CR45","doi-asserted-by":"publisher","unstructured":"Qadah, T.M., Sadoghi, M.: Quecc: A queue-oriented, control-free concurrency architecture. In: Proceedings of the 19th International Middleware Conference, pp. 13\u201325. ACM (2018). https:\/\/doi.org\/10.1145\/3274808.3274810","DOI":"10.1145\/3274808.3274810"},{"key":"742_CR46","unstructured":"SAP SE: SAP HANA Hardware and Cloud Measurement Tools (HCMT) (2020). https:\/\/help.sap.com\/viewer\/02bb1e64c2ae4de7a11369f4e70a6394\/2.0\/en-US"},{"key":"742_CR47","doi-asserted-by":"publisher","unstructured":"Sheng, Y., Tomasic, A., Zhang, T., Pavlo, A.: Scheduling OLTP transactions via learned abort prediction. In: Proceedings of the Second International Workshop on Exploiting Artificial Intelligence Techniques for Data Management, aiDM \u201919. Association for Computing Machinery (2019). https:\/\/doi.org\/10.1145\/3329859.3329871","DOI":"10.1145\/3329859.3329871"},{"key":"742_CR48","doi-asserted-by":"publisher","unstructured":"Sirin, U., T\u00f6z\u00fcn, P., Porobic, D., Ailamaki, A.: Micro-architectural analysis of in-memory OLTP. In: Proceedings of the 2016 International Conference on Management of Data, pp. 387\u2013402. ACM (2016). https:\/\/doi.org\/10.1145\/2882903.2882916","DOI":"10.1145\/2882903.2882916"},{"issue":"4\u20135","key":"742_CR49","doi-asserted-by":"publisher","first-page":"3:1","DOI":"10.1147\/JRD.2018.2846159","volume":"62","author":"WJ Starke","year":"2018","unstructured":"Starke, W.J., Dodson, J.S., Stuecheli, J., Retter, E., Michael, B.W., Powell, S.J., Marcella, J.A.: IBM POWER9 memory architectures for optimized systems. IBM J. Res. Dev. 62(4\u20135), 3:1-3:13 (2018). https:\/\/doi.org\/10.1147\/JRD.2018.2846159","journal-title":"IBM J. Res. Dev."},{"issue":"1","key":"742_CR50","doi-asserted-by":"publisher","first-page":"3:1","DOI":"10.1147\/JRD.2014.2376131","volume":"59","author":"WJ Starke","year":"2015","unstructured":"Starke, W.J., Stuecheli, J., Daly, D.M., Dodson, J.S., Auernhammer, F., Sagmeister, P.M., Guthrie, G.L., Marino, C.F., Siegel, M., Blaner, B.: The cache and memory subsystems of the IBM POWER8 processor. IBM J. Res. Dev. 59(1), 3:1-3:13 (2015). https:\/\/doi.org\/10.1147\/JRD.2014.2376131","journal-title":"IBM J. Res. Dev."},{"key":"742_CR51","doi-asserted-by":"publisher","unstructured":"Stonebraker, M., Rowe, L.A.: The design of postgres. In: Proceedings of the 1986 ACM SIGMOD International Conference on Management of Data, SIGMOD \u201986, pp. 340\u2013355. Association for Computing Machinery, New York, NY, USA (1986). https:\/\/doi.org\/10.1145\/16894.16888","DOI":"10.1145\/16894.16888"},{"issue":"13","key":"742_CR52","doi-asserted-by":"publisher","first-page":"3531","DOI":"10.14778\/3424573.3424575","volume":"13","author":"T Tanabe","year":"2020","unstructured":"Tanabe, T., Hoshino, T., Kawashima, H., Tatebe, O.: An analysis of concurrency control protocols for in-memory databases with CCBench. Proc. VLDB Endow. 13(13), 3531\u20133544 (2020). https:\/\/doi.org\/10.14778\/3424573.3424575","journal-title":"Proc. VLDB Endow."},{"key":"742_CR53","unstructured":"Tang, D., Elmore, A.J.: Toward coordination-free and reconfigurable mixed concurrency control. In: 2018 USENIX Annual Technical Conference (USENIX ATC 18). USENIX Association (2018). https:\/\/www.usenix.org\/conference\/atc18\/presentation\/tang"},{"key":"742_CR54","unstructured":"Threading Building Blocks (TBB). https:\/\/www.threadingbuildingblocks.org\/"},{"key":"742_CR55","unstructured":"The PostgreSQL Global Development Group: PostgreSQL 14 released! https:\/\/www.postgresql.org\/about\/news\/postgresql-14-released-2318\/"},{"key":"742_CR56","unstructured":"The Transaction Processing Council: TPC-C benchmark (revision 5.9.0) (2007). http:\/\/www.tpc.org\/tpcc\/spec\/tpcc_current.pdf"},{"key":"742_CR57","unstructured":"Thomas\u00a0Neumann, M.F.: Umbra: a disk-based system with in-memory performance. In: 10th Annual Conference on Innovative Data Systems Research (CIDR \u201820) (2020). http:\/\/cidrdb.org\/cidr2020\/papers\/p29-neumann-cidr20.pdf"},{"issue":"5","key":"742_CR58","doi-asserted-by":"publisher","first-page":"648","DOI":"10.1145\/3187009.3177740","volume":"11","author":"B Tian","year":"2018","unstructured":"Tian, B., Huang, J., Mozafari, B., Schoenebeck, G.: Contention-aware lock scheduling for transactional databases. Proc. VLDB Endow. 11(5), 648\u2013662 (2018). https:\/\/doi.org\/10.1145\/3187009.3177740","journal-title":"Proc. VLDB Endow."},{"key":"742_CR59","unstructured":"Travis, M.: x86\/platform\/uv: Add check of tsc state set by uv bios (2017). https:\/\/git.kernel.org\/pub\/scm\/linux\/kernel\/git\/torvalds\/linux.git\/commit\/?id=97d21003df3e7504c899b1701546f18ff475966f"},{"key":"742_CR60","unstructured":"Travis, M.: x86\/tsc: Add option that tsc on socket 0 being non-zero is valid (2017). https:\/\/git.kernel.org\/pub\/scm\/linux\/kernel\/git\/torvalds\/linux.git\/commit\/?id=341102c3ef29c33611586072363cf9982a8bdb77"},{"key":"742_CR61","unstructured":"Travis, M.: x86\/tsc: Provide a means to disable tsc art (2017). https:\/\/git.kernel.org\/pub\/scm\/linux\/kernel\/git\/torvalds\/linux.git\/commit\/?id=6c66350d0a482892793b888b07c1177fc6d4b344"},{"key":"742_CR62","doi-asserted-by":"publisher","unstructured":"Tu, S., Zheng, W., Kohler, E., Liskov, B., Madden, S.: Speedy transactions in multicore in-memory databases. In: ACM SIGOPS 24th Symposium on Operating Systems Principles, SOSP \u201913, Farmington, PA, USA, November 3-6, 2013, pp. 18\u201332. ACM (2013). https:\/\/doi.org\/10.1145\/2517349.2522713","DOI":"10.1145\/2517349.2522713"},{"key":"742_CR63","unstructured":"Vetter, S., Caldeira, A.B., Cho, Y., Cruickshank, J., Grabowski, B., Haug, V., Laidlaw, A., Sung, S.Y.: IBM Power Systems E870 and E880 Technical Overview and Introduction (2017). http:\/\/www.redbooks.ibm.com\/abstracts\/redp5137.html?Open"},{"key":"742_CR64","unstructured":"Vetter, S., Cruickshank, J., Haug, V., Li\u00a0(Victor), Y., R\u00f6ll, A.: IBM Power Systems E980: Technical Overview and Introduction (2020). http:\/\/www.redbooks.ibm.com\/abstracts\/redp5510.html?Open"},{"key":"742_CR65","unstructured":"Viswanathan, V., Kumar, K., Willhalm, T., Lu, P., Filipiak, B., Sakthivelu, S.: Intel memory latency checker v3.8 (2020). https:\/\/software.intel.com\/en-us\/articles\/intelr-memory-latency-checker"},{"key":"742_CR66","doi-asserted-by":"publisher","unstructured":"Wang, D., Cai, P., Qian, W., Zhou, A.: Discriminative admission control for shared-everything database under mixed OLTP workloads. In: 2021 IEEE 37th International Conference on Data Engineering (ICDE), pp. 780\u2013791. IEEE (2021). https:\/\/doi.org\/10.1109\/ICDE51399.2021.00073","DOI":"10.1109\/ICDE51399.2021.00073"},{"key":"742_CR67","doi-asserted-by":"publisher","first-page":"576","DOI":"10.1007\/978-3-030-18590-9_90","volume-title":"Database Systems for Advanced Applications","author":"J Wang","year":"2019","unstructured":"Wang, J., Guo, J., Zhou, H., Cai, P., Qian, W.: Adaptive transaction scheduling for highly contended workloads. In: Li, G., Yang, J., Gama, J., Natwichai, J., Tong, Y. (eds.) Database Systems for Advanced Applications, pp. 576\u2013580. Springer International Publishing, Cham (2019). https:\/\/doi.org\/10.1007\/978-3-030-18590-9_90"},{"issue":"2","key":"742_CR68","doi-asserted-by":"publisher","first-page":"49","DOI":"10.14778\/3015274.3015276","volume":"10","author":"T Wang","year":"2016","unstructured":"Wang, T., Kimura, H.: Mostly-optimistic concurrency control for highly contended dynamic workloads on a thousand cores. Proc. VLDB Endow. 10(2), 49\u201360 (2016). https:\/\/doi.org\/10.14778\/3015274.3015276","journal-title":"Proc. VLDB Endow."},{"issue":"7","key":"742_CR69","doi-asserted-by":"publisher","first-page":"781","DOI":"10.14778\/3067421.3067427","volume":"10","author":"Y Wu","year":"2017","unstructured":"Wu, Y., Arulraj, J., Lin, J., Xian, R., Pavlo, A.: An empirical evaluation of in-memory multi-version concurrency control. Proc. VLDB Endow. 10(7), 781\u2013792 (2017). https:\/\/doi.org\/10.14778\/3067421.3067427","journal-title":"Proc. VLDB Endow."},{"key":"742_CR70","doi-asserted-by":"publisher","unstructured":"Yi, Z., Yao, Y., Chen, K.: Ftsd: a fissionable lock for multicores. In: Proceedings of the 12th ACM SIGOPS Asia-Pacific Workshop on Systems, pp. 123\u2013130. ACM (2021). https:\/\/doi.org\/10.1145\/3476886.3477518","DOI":"10.1145\/3476886.3477518"},{"issue":"3","key":"742_CR71","doi-asserted-by":"publisher","first-page":"209","DOI":"10.14778\/2735508.2735511","volume":"8","author":"X Yu","year":"2014","unstructured":"Yu, X., Bezerra, G., Pavlo, A., Devadas, S., Stonebraker, M.: Staring into the abyss: an evaluation of concurrency control with one thousand cores. Proc. VLDB Endow. 8(3), 209\u2013220 (2014). https:\/\/doi.org\/10.14778\/2735508.2735511","journal-title":"Proc. VLDB Endow."},{"key":"742_CR72","unstructured":"Yu, X., Bezerra, G., Pavlo, A., Devadas, S., Stonebraker, M.: DBx1000 github (commit: b40c09a) (2020). https:\/\/github.com\/yxymit\/DBx1000\/tree\/b40c09a27d9ab7a4c2222e0ed0736a0cb67b7040"},{"key":"742_CR73","doi-asserted-by":"publisher","unstructured":"Yu, X., Pavlo, A., Sanchez, D., Devadas, S.: TicToc: Time traveling optimistic concurrency control. In: Proceedings of the 2016 International Conference on Management of Data, pp. 1629\u20131642. Association for Computing Machinery, New York, NY, USA (2016). https:\/\/doi.org\/10.1145\/2882903.2882935","DOI":"10.1145\/2882903.2882935"},{"key":"742_CR74","doi-asserted-by":"publisher","unstructured":"Zhang, T., Tomasic, A., Sheng, Y., Pavlo, A.: Performance of OLTP via intelligent scheduling. In: 34th International Conference on Data Engineering (ICDE), EEE Computer Society, Paris, France (2018). https:\/\/doi.org\/10.1109\/ICDE.2018.00132","DOI":"10.1109\/ICDE.2018.00132"}],"container-title":["The VLDB Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00778-022-00742-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00778-022-00742-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00778-022-00742-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,21]],"date-time":"2022-10-21T07:24:46Z","timestamp":1666337086000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00778-022-00742-4"}},"subtitle":["An examination of concurrency control on real(ly) large multi-socket hardware"],"short-title":[],"issued":{"date-parts":[[2022,4,29]]},"references-count":74,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022,11]]}},"alternative-id":["742"],"URL":"https:\/\/doi.org\/10.1007\/s00778-022-00742-4","relation":{},"ISSN":["1066-8888","0949-877X"],"issn-type":[{"type":"print","value":"1066-8888"},{"type":"electronic","value":"0949-877X"}],"subject":[],"published":{"date-parts":[[2022,4,29]]},"assertion":[{"value":"7 May 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 December 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 March 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 April 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}