{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T23:40:31Z","timestamp":1739317231694,"version":"3.37.0"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2009,9,3]],"date-time":"2009-09-03T00:00:00Z","timestamp":1251936000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Softw Tools Technol Transfer"],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1007\/s10009-009-0119-0","type":"journal-article","created":{"date-parts":[[2009,9,2]],"date-time":"2009-09-02T08:57:27Z","timestamp":1251881847000},"page":"291-305","source":"Crossref","is-referenced-by-count":4,"title":["Using Bayesian networks and virtual coverage to hit hard-to-reach events"],"prefix":"10.1007","volume":"11","author":[{"given":"Shai","family":"Fine","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laurent","family":"Fournier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avi","family":"Ziv","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,9,3]]},"reference":[{"key":"119_CR1","doi-asserted-by":"crossref","unstructured":"Adir, A., Bin, E., Peled, O., Ziv, A.: Piparazzi: a test generator for micro-architecture flow verification. In: Proceedings of the High-Level Design Validation and Test Workshop, pp. 23\u201328, November 2003","DOI":"10.1109\/HLDVT.2003.1252470"},{"issue":"11","key":"119_CR2","doi-asserted-by":"crossref","first-page":"1367","DOI":"10.1109\/TC.2006.173","volume":"55","author":"H. Azatchi","year":"2006","unstructured":"Azatchi H., Fournier L., Marcus E., Ur S., Ziv A., Zohar K.: Advanced analysis techniques for cross-product coverage. IEEE Trans. Comput. 55(11), 1367\u20131379 (2006)","journal-title":"IEEE Trans. Comput."},{"key":"119_CR3","volume-title":"Quality by Experimental Design","author":"T. Barker","year":"1994","unstructured":"Barker T.: Quality by Experimental Design. CRC, Boca Raton (1994)"},{"key":"119_CR4","volume-title":"Writing Testbenches: Functional Verification of HDL Models","author":"J. Bergeron","year":"2000","unstructured":"Bergeron J.: Writing Testbenches: Functional Verification of HDL Models. Kluwer Academic Publishers, Dordrecht (2000)"},{"issue":"3","key":"119_CR5","doi-asserted-by":"crossref","first-page":"386","DOI":"10.1147\/sj.413.0386","volume":"41","author":"E. Bin","year":"2002","unstructured":"Bin E., Emek R., Shurek G., Ziv A.: Using a constraint satisfaction formulation and solution techniques for random test program generation. IBM Syst. J. 41(3), 386\u2013402 (2002)","journal-title":"IBM Syst. J."},{"key":"119_CR6","doi-asserted-by":"crossref","unstructured":"Bose, M., Shin, J., Rudnick, E.M., Dukes T., Abadir, M.: A genetic approach to automatic bias generation for biased random instruction generation. In: Proceedings of the 2001 Congress on Evolutionary Computation CEC 2001, pp. 442\u2013448, May 2001","DOI":"10.1109\/CEC.2001.934425"},{"key":"119_CR7","doi-asserted-by":"crossref","unstructured":"Braun, M., Fine, S., Ziv, A.: Enhancing the efficiency of bayesian network based coverage directed test generation.In: Proceedings of the High-Level Design Validation and Test Workshop, pp. 75\u201380, November 2004","DOI":"10.1109\/HLDVT.2004.1431241"},{"key":"119_CR8","doi-asserted-by":"crossref","unstructured":"Campenhout, D.V., Mudge, T., Hayes, J.P.: High-level test generation for design verification of pipelined microprocessors. In: Proceedings of the 36th Design Automation Conference, pp. 185\u2013188, June 1999","DOI":"10.1145\/309847.309912"},{"key":"119_CR9","doi-asserted-by":"crossref","DOI":"10.1002\/0471200611","volume-title":"Elements of Information Theory","author":"T.M. Cover","year":"1991","unstructured":"Cover T.M., Thomas J.A.: Elements of Information Theory. Wiley, New York (1991)"},{"key":"119_CR10","volume-title":"Probabilistic Networks and Expert Systems","author":"R.G. Cowell","year":"1999","unstructured":"Cowell R.G., Dawid A.P., Lauritzen S.L., Spiegelhalter D.J.: Probabilistic Networks and Expert Systems. Springer-Verlag, New York (1999)"},{"key":"119_CR11","volume-title":"A Practical Introduction to PSL","author":"C. Eisner","year":"2006","unstructured":"Eisner C., Fisman D.: A Practical Introduction to PSL. Springer, New York (2006)"},{"key":"119_CR12","unstructured":"Elidan, G., Lotner, N., Friedman, N., Koller, D.: Discovering hidden variables: a structure-based approach. In: Proceedings of the 13th Annual Conference on Neural Information Processing Systems, pp. 479\u2013485 (2000)"},{"issue":"11","key":"119_CR13","doi-asserted-by":"crossref","first-page":"1344","DOI":"10.1109\/TC.2006.183","volume":"55","author":"S. Fine","year":"2006","unstructured":"Fine S., Freund A., Jaeger I., Mansour Y., Naveh Y., Ziv A.: Harnessing machine learning to improve the success rate of stimuli generation. IEEE Trans. Comput. 55(11), 1344\u20131355 (2006)","journal-title":"IEEE Trans. Comput."},{"key":"119_CR14","doi-asserted-by":"crossref","unstructured":"Fine, S., Ziv, A.: Coverage directed test generation for functional verification using Bayesian networks. In: Proceedings of the 40th Design Automation Conference, pp. 286\u2013291, June 2003","DOI":"10.1145\/775832.775907"},{"key":"119_CR15","doi-asserted-by":"crossref","unstructured":"Fine, S., Ziv, A.: Enhancing the control and efficiency of the covering process. In: Proceedings of the High-Level Design Validation and Test Workshop, pp. 96\u2013101, November 2003","DOI":"10.1109\/HLDVT.2003.1252481"},{"key":"119_CR16","doi-asserted-by":"crossref","unstructured":"Fournier, L., Arbetman, Y., Levinger, M.: Functional verification methodology for microprocessors using the Genesys test-program generator. In: Proceedings of the 1999 Design, Automation and Test in Europe Conference, pp. 434\u2013441, March 1999","DOI":"10.1145\/307418.307540"},{"key":"119_CR17","doi-asserted-by":"crossref","unstructured":"Fournier, L., Ziv, A.: Using virtual coverage to hit hard-to-reach events. In: Haifa Verification Conference, pp. 104\u2013119 (2007)","DOI":"10.1007\/978-3-540-77966-7_11"},{"key":"119_CR18","doi-asserted-by":"crossref","unstructured":"Grinwald, R., Harel, E., Orgad, M., Ur, S., Ziv, A.: User defined coverage\u2014a tool supported methodology for design verification. In: Proceedings of the 35th Design Automation Conference, pp. 158\u2013165, June 1998","DOI":"10.1145\/277044.277081"},{"key":"119_CR19","unstructured":"Hartman, A., Ur, S., Ziv, A.: Short vs long size does make a difference. In: Proceedings of the High-Level Design Validation and Test Workshop, pp. 23\u201328, November 1999"},{"key":"119_CR20","unstructured":"Heckerman, D.: A tutorial on learning with bayesian networks. Technical report, Microsoft Research, Redmond, Washington (1996)"},{"issue":"3","key":"119_CR21","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1145\/203330.203334","volume":"38","author":"D. Heckerman","year":"1995","unstructured":"Heckerman D., Mamdani A., Wellman M.: Real-world applications of Bayesian networks. Commun. ACM 38(3), 24\u201330 (1995)","journal-title":"Commun. ACM"},{"key":"119_CR22","doi-asserted-by":"crossref","unstructured":"Hsiou-Wen, H., Eder, K.: Test directive generation for functional coverage closure using inductive logic programming. In: Proceedings of the High-Level Design Validation and Test Workshop, pp. 11\u201318 (2006)","DOI":"10.1109\/HLDVT.2006.320005"},{"key":"119_CR23","doi-asserted-by":"crossref","unstructured":"Iwashita, H., Kowatari, S., Nakata, T., Hirose, F.: Automatic test program generation for pipelined processors. In: Proceedings of the International Conference on Computer Aided Design, pp. 580\u2013583, Novemnber 1994","DOI":"10.1109\/ICCAD.1994.629879"},{"key":"119_CR24","doi-asserted-by":"crossref","unstructured":"Nativ, G., Mittermaier, S., Ur, S., Ziv, A.: Cost evaluation of coverage directed test generation for the IBM mainframe. In: Proceedings of the 2001 International Test Conference, pp. 793\u2013802, October 2001","DOI":"10.1109\/TEST.2001.966701"},{"key":"119_CR25","doi-asserted-by":"crossref","unstructured":"Pearl, J.: Probabilistic Reasoning in Intelligent Systems: Network of Plausible Inference. Morgan Kaufmann (1988)","DOI":"10.1016\/B978-0-08-051489-5.50008-4"},{"key":"119_CR26","volume-title":"Functional Verification Coverage Measurement and Analysis","author":"A. Piziali","year":"2004","unstructured":"Piziali A.: Functional Verification Coverage Measurement and Analysis. Springer, New York (2004)"},{"key":"119_CR27","volume-title":"Design Verification with e","author":"S. Planitkar","year":"2003","unstructured":"Planitkar S.: Design Verification with e. Prentice Hall, Englewood Cliffs (2003)"},{"key":"119_CR28","doi-asserted-by":"crossref","unstructured":"Tasiran, S., Fallah, F., Chinnery, D.G., Weber, S.J., Keutzer, K.: A functional validation technique: biased-random simulation guided by observability-based coverage. In: Proceedings of the 2001 International Conference on Computer Design, pp. 82\u201388, September 2001","DOI":"10.1109\/ICCD.2001.955007"},{"key":"119_CR29","doi-asserted-by":"crossref","unstructured":"Ur, S., Yadin, Y.: Micro-architecture coverage directed generation of test programs. In: Proceedings of the 36th Design Automation Conference, pp. 175\u2013180, June 1999","DOI":"10.1145\/309847.309909"},{"issue":"6","key":"119_CR30","doi-asserted-by":"crossref","first-page":"1126","DOI":"10.1109\/TCAD.2006.884494","volume":"26","author":"I. Wagner","year":"2007","unstructured":"Wagner I., Bertacco V., Austin T.: Microprocessor verification via feedback-adjusted Markov models. IEEE Trans. Comput-Aided Des. Integr. Circuits Syst. 26(6), 1126\u20131138 (2007)","journal-title":"IEEE Trans. Comput-Aided Des. Integr. Circuits Syst."},{"key":"119_CR31","volume-title":"Comprehensive Functional Verification\u2014The Complete Industry Cycle","author":"B. Wile","year":"2005","unstructured":"Wile B., Goss J.C., Roesner W.: Comprehensive Functional Verification\u2014The Complete Industry Cycle. Elsevier, Amsterdam (2005)"},{"key":"119_CR32","first-page":"557","volume":"20","author":"S. Wright","year":"1921","unstructured":"Wright S.: Correlation and causation. J. Agric. Res. 20, 557\u2013585 (1921)","journal-title":"J. Agric. Res."},{"key":"119_CR33","doi-asserted-by":"crossref","unstructured":"Yang, C.H., Dill, D.L.: Validation with guided search of the state space. In: Proceedings of the 35th Design Automation Conference, pp. 599\u2013604, June 1998","DOI":"10.1145\/277044.277201"}],"container-title":["International Journal on Software Tools for Technology Transfer"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10009-009-0119-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10009-009-0119-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10009-009-0119-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T23:24:43Z","timestamp":1739316283000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10009-009-0119-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9,3]]},"references-count":33,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2009,10]]}},"alternative-id":["119"],"URL":"https:\/\/doi.org\/10.1007\/s10009-009-0119-0","relation":{},"ISSN":["1433-2779","1433-2787"],"issn-type":[{"type":"print","value":"1433-2779"},{"type":"electronic","value":"1433-2787"}],"subject":[],"published":{"date-parts":[[2009,9,3]]}}}