{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T22:29:42Z","timestamp":1648765782743},"reference-count":60,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T00:00:00Z","timestamp":1498089600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Softw Tools Technol Transfer"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1007\/s10009-017-0462-5","type":"journal-article","created":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T09:49:09Z","timestamp":1498124949000},"page":"143-163","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["From high-level modeling toward efficient and trustworthy circuits"],"prefix":"10.1007","volume":"21","author":[{"given":"Fadi A.","family":"Zaraket","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamad","family":"Jaber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamad","family":"Noureddine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yli\u00e8s","family":"Falcone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,6,22]]},"reference":[{"issue":"4","key":"462_CR1","doi-asserted-by":"publisher","first-page":"882","DOI":"10.1017\/S096012951200028X","volume":"23","author":"T Abdellatif","year":"2013","unstructured":"Abdellatif, T., Combaz, J., Sifakis, J.: Rigorous implementation of real-time systems\u2014from theory to application. Math. Struct. Comput. Sci. 23(4), 882\u2013914 (2013)","journal-title":"Math. Struct. Comput. Sci."},{"key":"462_CR2","doi-asserted-by":"publisher","first-page":"254","DOI":"10.1007\/11560548_20","volume-title":"Correct Hardware Design and Verification Methods","author":"N Amla","year":"2005","unstructured":"Amla, N., Du, X., Kuehlmann, A., Kurshan, R.P., McMillan, K.L.: An analysis of sat-based model checking techniques in an industrial environment. In: Borrione, D., Paul, W. (eds.) Correct Hardware Design and Verification Methods, pp. 254\u2013268. Springer, Berlin, Heidelberg (2005)"},{"issue":"2","key":"462_CR3","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1023\/A:1016043502772","volume":"21","author":"A Aziz","year":"2002","unstructured":"Aziz, A., Shiple, T., Singhal, V., Brayton, R., Sangiovanni-Vincentelli, A.: Formula dependent equivalence for compositional CTL model checking. J. Form. Methods Syst. Des. 21(2), 193\u2013224 (2002)","journal-title":"J. Form. Methods Syst. Des."},{"key":"462_CR4","unstructured":"BIP Website. \n                    http:\/\/www-verimag.imag.fr\/Rigorous-Design-of-Component-Based.html"},{"issue":"4","key":"462_CR5","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MC.2003.1193228","volume":"36","author":"F Balarin","year":"2003","unstructured":"Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A.L.: Metropolis: an integrated electronic system design environment. IEEE Comput. 36(4), 45\u201352 (2003)","journal-title":"IEEE Comput."},{"key":"462_CR6","doi-asserted-by":"crossref","unstructured":"Barnat, J., Brim, L., Havel, V.: LTL model checking of parallel programs with under-approximated TSO memory model. In: International Conference on Application of Concurrency to System Design (ACSD), pp. 51\u201359 (2013)","DOI":"10.1109\/ACSD.2013.8"},{"issue":"3","key":"462_CR7","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1093\/bib\/bbp074","volume":"11","author":"J Barnat","year":"2010","unstructured":"Barnat, J., Brim, L., Safr\u00e1nek, D.: High-performance analysis of biological systems dynamics with the DiVinE model checker. Brief. Bioinform. 11(3), 301\u2013312 (2010)","journal-title":"Brief. Bioinform."},{"issue":"3","key":"462_CR8","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/MS.2011.27","volume":"28","author":"A Basu","year":"2011","unstructured":"Basu, A., Bensalem, S., Bozga, M., Combaz, J., Jaber, M., Nguyen, T.-H., Sifakis, J.: Rigorous component-based system design using the BIP framework. IEEE Softw. 28(3), 41\u201348 (2011)","journal-title":"IEEE Softw."},{"key":"462_CR9","doi-asserted-by":"crossref","unstructured":"Basu, A., Bidinger, P., Bozga, M., Sifakis, J.: Distributed semantics and implementation for systems with interaction and priority. In: Formal Techniques for Networked and Distributed Systems\u2014FORTE 2008, 28th IFIP WG 6.1 International Conference, Tokyo, Japan, June 10\u201313, 2008, Proceedings, pp. 116\u2013133 (2008)","DOI":"10.1007\/978-3-540-68855-6_8"},{"key":"462_CR10","volume-title":"Computer-Aided Verification","author":"J Baumgartner","year":"2002","unstructured":"Baumgartner, J., Kuehlmann, A., Abraham, J.: Property checking via structural analysis. In: Brinksma, E., Larsen, K.G. (eds.) Computer-Aided Verification. Springer, Berlin, Heidelberg (2002)"},{"key":"462_CR11","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1007\/s10270-014-0410-8","volume":"15","author":"S Bensalem","year":"2014","unstructured":"Bensalem, S., Bozga, M., Legay, A., Nguyen, T.-H., Sifakis, J., Yan, R.: Component-based verification using incremental design and invariants. Softw. Syst. Model. 15, 427\u2013451 (2014)","journal-title":"Softw. Syst. Model."},{"key":"462_CR12","first-page":"614","volume-title":"Computer Aided Verification Volume 5643 of Lecture Notes in Computer Science","author":"S Bensalem","year":"2009","unstructured":"Bensalem, S., Bozga, M., Nguyen, T.-H., Sifakis, J.: D-Finder: a tool for compositional deadlock detection and verification. In: Bouajjani, A., Maler, O. (eds.) Computer Aided Verification Volume 5643 of Lecture Notes in Computer Science, pp. 614\u2013619. Springer, Berlin (2009)"},{"key":"462_CR13","doi-asserted-by":"publisher","DOI":"10.21236\/ADA339195","volume-title":"Compositional Reasoning in Model Checking","author":"S Berezin","year":"1998","unstructured":"Berezin, S., Campos, S., Clarke, E.M.: Compositional Reasoning in Model Checking. Springer, Berlin (1998)"},{"key":"462_CR14","volume-title":"Handbook of Satisfiability","author":"A Biere","year":"2009","unstructured":"Biere, A.: Handbook of Satisfiability, vol. 185. IOS Press, Amsterdam (2009)"},{"key":"462_CR15","doi-asserted-by":"crossref","unstructured":"Bjesse, P., Boralv, A.: DAG-aware circuit compression for formal verification. In: International Conference on Computer-Aided Design (2004)","DOI":"10.1109\/ICCAD.2004.1382541"},{"key":"462_CR16","doi-asserted-by":"crossref","unstructured":"Bjesse, P., Boralv, A.: Dag-aware circuit compression for formal verification. In: Proceedings of the 2004 IEEE\/ACM International Conference on Computer-Aided Design, pp. 42\u201349. IEEE Computer Society (2004)","DOI":"10.1109\/ICCAD.2004.1382541"},{"key":"462_CR17","doi-asserted-by":"crossref","unstructured":"Bjesse, P., Claessen, K.: SAT-based verification without state space traversal. In: Hunt, W.A. Jr., Johnson, S.D. (eds.) Formal Methods in Computer-Aided Design. Springer, Berlin, Heidelberg (2000)","DOI":"10.1007\/3-540-40922-X_23"},{"issue":"5","key":"462_CR18","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1007\/s00446-012-0168-6","volume":"25","author":"B Bonakdarpour","year":"2012","unstructured":"Bonakdarpour, B., Bozga, M., Jaber, M., Quilbeuf, J., Sifakis, J.: A framework for automated distributed implementation of component-based models. Distrib. Comput. 25(5), 383\u2013409 (2012)","journal-title":"Distrib. Comput."},{"key":"462_CR19","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1007\/978-3-642-18275-4_7","volume-title":"Verification, Model Checking, and Abstract Interpretation","author":"AR Bradley","year":"2011","unstructured":"Bradley, A.R.: Sat-based model checking without unrolling. In: Jhala, R., Schmidt, D. (eds.) Verification, Model Checking, and Abstract Interpretation, pp. 70\u201387. Springer, Berlin, Heidelberg (2011)"},{"key":"462_CR20","doi-asserted-by":"crossref","unstructured":"Bradley, A.R., Manna, Z.: Checking safety by inductive generalization of counterexamples to induction. In: Formal Methods in Computer Aided Design, 2007: FMCAD\u201907, pp. 173\u2013180. IEEE (2007)","DOI":"10.1109\/FAMCAD.2007.15"},{"key":"462_CR21","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","volume-title":"Computer Aided Verification","author":"R Brayton","year":"2010","unstructured":"Brayton, R., Mishchenko, A.: ABC: an academic industrial-strength verification tool. In: Touili, T., Cook, B., Jackson, P. (eds.) Computer Aided Verification, pp. 24\u201340. Springer, Berlin, Heidelberg (2010)"},{"issue":"2","key":"462_CR22","doi-asserted-by":"publisher","first-page":"142","DOI":"10.1016\/0890-5401(92)90017-A","volume":"98","author":"JR Burch","year":"1992","unstructured":"Burch, J.R., Clarke, E.M., McMillan, K.L., Dill, D.L., Hwang, L.J.: Symbolic model checking: \n                    \n                      \n                    \n                    $$10^{20}$$\n                    \n                      \n                        \n                          10\n                          20\n                        \n                      \n                    \n                   states and beyond. Inf. Comput. 98(2), 142\u2013170 (1992)","journal-title":"Inf. Comput."},{"key":"462_CR23","doi-asserted-by":"crossref","unstructured":"Burnim, J., Sen, K.: Heuristics for scalable dynamic test generation. In: 23rd IEEE\/ACM International Conference on Automated Software Engineering (ASE 2008), 15\u201319 September 2008, L\u2019Aquila, Italy, pp. 443\u2013446. IEEE (2008)","DOI":"10.1109\/ASE.2008.69"},{"key":"462_CR24","unstructured":"Bybell, T.: Gtkwave electronic waveform viewer (2010). \n                    http:\/\/gtkwave.sourceforge.net"},{"key":"462_CR25","unstructured":"Chaudron, M.R.V., Eskenazi, E.M., Fioukov, A.V., Hammer, D.K.: A framework for formal component-based software architecting. In: OOPSLA, pp. 73\u201380 (2001)"},{"issue":"4","key":"462_CR26","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1007\/s100090050046","volume":"2","author":"A Cimatti","year":"2000","unstructured":"Cimatti, A., Clarke, E., Giunchiglia, F., Roveri, M.: NUSMV: a new symbolic model checker. Int. J. Softw. Tools Technol. Transf. 2(4), 410\u2013425 (2000)","journal-title":"Int. J. Softw. Tools Technol. Transf."},{"key":"462_CR27","volume-title":"Model Checking","author":"EM Clarke","year":"1999","unstructured":"Clarke, E.M., Grumberg, O., Peled, D.: Model Checking. MIT Press, Cambridge (1999)"},{"issue":"1s","key":"462_CR28","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1145\/2435227.2435245","volume":"12","author":"A Davare","year":"2013","unstructured":"Davare, A., Densmore, D., Guo, L., Passerone, R., Sangiovanni-Vincentelli, A.L., Simalatsar, A., Zhu, Q.: metroII: a design environment for cyber-physical systems. ACM Trans. Embed. Comput. Syst. 12(1s), 49 (2013)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"462_CR29","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1007\/11817963_11","volume-title":"Computer Aided Verification","author":"B Dutertre","year":"2006","unstructured":"Dutertre, B., De Moura, L.: A fast linear-arithmetic solver for dpll (t). In: Ball, T., Jones, R.B. (eds.) Computer Aided Verification, pp. 81\u201394. Springer, Berlin, Heidelberg (2006)"},{"key":"462_CR30","unstructured":"Een, N., Mishchenko, A., Brayton, R.: Efficient implementation of property directed reachability. In: Formal Methods in Computer-Aided Design (FMCAD), 2011, pp. 125\u2013134. IEEE (2011)"},{"issue":"4","key":"462_CR31","doi-asserted-by":"publisher","first-page":"543","DOI":"10.1016\/S1571-0661(05)82542-3","volume":"89","author":"N E\u00e9n","year":"2003","unstructured":"E\u00e9n, N., S\u00f6rensson, N.: Temporal induction by incremental sat solving. Electron. Notes Theor. Comput. Sci. 89(4), 543\u2013560 (2003)","journal-title":"Electron. Notes Theor. Comput. Sci."},{"key":"462_CR32","first-page":"141","volume-title":"Engineering Dependable Software Systems, Volume 34 of NATO Science for Peace and Security Series, D: Information and Communication Security","author":"Y Falcone","year":"2013","unstructured":"Falcone, Y., Havelund, K., Reger, G.: A tutorial on runtime verification. In: Broy, M., Peled, D.A., Kalus, G. (eds.) Engineering Dependable Software Systems, Volume 34 of NATO Science for Peace and Security Series, D: Information and Communication Security, pp. 141\u2013175. IOS Press, Amsterdam (2013)"},{"issue":"1","key":"462_CR33","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1007\/s10270-013-0323-y","volume":"14","author":"Y Falcone","year":"2015","unstructured":"Falcone, Y., Jaber, M., Nguyen, T.-H., Bozga, M., Bensalem, S.: Runtime verification of component-based systems in the BIP framework with formally-proved sound and complete instrumentation. Softw. Syst. Model. 14(1), 173\u2013199 (2015)","journal-title":"Softw. Syst. Model."},{"issue":"1","key":"462_CR34","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s00446-002-0070-8","volume":"16","author":"E Gafni","year":"2003","unstructured":"Gafni, E., Lamport, L.: Disk paxos. Distrib. Comput. 16(1), 1\u201320 (2003)","journal-title":"Distrib. Comput."},{"issue":"6","key":"462_CR35","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1145\/2345156.2254072","volume":"47","author":"R Guerraoui","year":"2012","unstructured":"Guerraoui, R., Kuncak, V., Losa, G.: Speculative linearizability. ACM Sigplan Not. 47(6), 55\u201366 (2012)","journal-title":"ACM Sigplan Not."},{"key":"462_CR36","first-page":"1","volume-title":"FM 2006: Formal Methods","author":"TA Henzinger","year":"2006","unstructured":"Henzinger, T.A., Sifakis, J.: The embedded systems design challenge. In: Misra, J., Nipkow, T., Sekerinski, E. (eds.) FM 2006: Formal Methods, pp. 1\u201315. Springer, Berlin, Heidelberg (2006)"},{"key":"462_CR37","unstructured":"Ho, P.-H., Shiple, T., Harer, K., Kukula, J., Damiano, R., Bertacco, V., Taylor, J., Long, J.: Smart simulation using collaborative formal and simulation engines. In: International Conference on Computer-Aided Design (2000)"},{"key":"462_CR38","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1109\/32.588521","volume":"23","author":"G Holzmann","year":"1997","unstructured":"Holzmann, G.: The model checker SPIN. IEEE Trans. Softw. Eng. 23, 279\u2013295 (1997)","journal-title":"IEEE Trans. Softw. Eng."},{"key":"462_CR39","doi-asserted-by":"crossref","unstructured":"Hurst, A.P., Mishchenko, A., Brayton, R.K.: Fast minimum-register retiming via binary maximum-flow. In: Formal Methods in Computer Aided Design, 2007. FMCAD\u201907, pp. 181\u2013187. IEEE (2007)","DOI":"10.1109\/FAMCAD.2007.31"},{"key":"462_CR40","unstructured":"Jaber, M.: Centralized and Distributed Implementations of Correct-by-construction Component-based Systems by using Source-to-source Transformations in BIP. (Impl\u00e9mentations Centralis\u00e9e et R\u00e9partie de Syst\u00e8mes Corrects par construction \u00e0 base des Composants par Transformations Source-\u00e0-source dans BIP). PhD thesis, Joseph Fourier University, Grenoble, France (2010)"},{"key":"462_CR41","volume-title":"Computer-Aided Verification","author":"A Kuehlmann","year":"2001","unstructured":"Kuehlmann, A., Baumgartner, J.: Transformation-based verification using generalized retiming. In: Berry, G., Comon, H., Finkel, A. (eds.) Computer-Aided Verification. Springer, Berlin, Heidelberg (2001)"},{"key":"462_CR42","doi-asserted-by":"crossref","unstructured":"Kuehlmann, A., Ganai, M., Paruthi, V.: Circuit-based Boolean reasoning. In: Design Automation Conference, pp. 232\u2013237 (2001)","DOI":"10.1145\/378239.378470"},{"key":"462_CR43","volume-title":"Formal Methods in Computer-Aided Design","author":"H Mony","year":"2004","unstructured":"Mony, H., et al.: Scalable automated verification via expert-system guided transformations. In: Hu, A.J., Martin, A.K. (eds.) Formal Methods in Computer-Aided Design. Springer, Berlin, Heidelberg (2004)"},{"key":"462_CR44","doi-asserted-by":"crossref","unstructured":"McMillan, K.L.: Interpolation and sat-based model checking. In: Hunt, W.A. Jr., Somenzi, F. (eds.) CAV, Volume 2725 of Lecture Notes in Computer Science, pp. 1\u201313. Springer, Berlin (2003)","DOI":"10.1007\/978-3-540-45069-6_1"},{"key":"462_CR45","doi-asserted-by":"crossref","unstructured":"Mishchenko, A., Case, M., Brayton, R., Jang, S.: Scalable and scalably-verifiable sequential synthesis. In: IEEE\/ACM International Conference on Computer-Aided Design, 2008. ICCAD 2008, pp. 234\u2013241. IEEE (2008)","DOI":"10.1109\/ICCAD.2008.4681580"},{"key":"462_CR46","doi-asserted-by":"crossref","unstructured":"Mishchenko, A., Chatterjee, S., Brayton, R.: Dag-aware AIG rewriting a fresh look at combinational logic synthesis. In: Proceedings of the 43rd Annual Design Automation Conference, pp. 532\u2013535. ACM (2006)","DOI":"10.1145\/1146909.1147048"},{"key":"462_CR47","doi-asserted-by":"crossref","unstructured":"Mony, H., Baumgartner, J., Paruthi, V., Kanzelman, R.: Exploiting suspected redundancy without proving it. In: Design Automation Conference. ACM Press (2005)","DOI":"10.1145\/1065579.1065700"},{"key":"462_CR48","doi-asserted-by":"crossref","unstructured":"Mony, H., Baumgartner, J., Paruthi, V., Kanzelman, R.: Exploiting suspected redundancy without proving it. In: Proceedings of the 42nd Annual Design Automation Conference, pp. 463\u2013466. ACM (2005)","DOI":"10.1145\/1065579.1065700"},{"key":"462_CR49","doi-asserted-by":"crossref","unstructured":"Moon, I.-H., Hachtel, G.D., Somenzi, F.: Border-block triangular form and conjunction schedule in image computation. In: Hunt, W.A. Jr., Johnson, S.D. (eds.) Formal Methods in Computer-Aided Design. Springer, Berlin, Heidelberg (2000)","DOI":"10.1007\/3-540-40922-X_6"},{"key":"462_CR50","doi-asserted-by":"crossref","unstructured":"Moskewicz, M.W., Madigan, C.F., Zhao, Y., Zhang, L., Malik, S.: Chaff: engineering an efficient SAT solver. In: ACM Design Automation Conference (2001)","DOI":"10.1145\/378239.379017"},{"key":"462_CR51","volume-title":"Constructive Verification for Component-Based Systems","author":"T-H Nguyen","year":"2010","unstructured":"Nguyen, T.-H.: Constructive Verification for Component-Based Systems. University of Grenoble, Grenoble (2010)"},{"key":"462_CR52","doi-asserted-by":"crossref","unstructured":"Niaki, S.H.A., Sander, I.: An automated parallel simulation flow for heterogeneous embedded systems. In: Design, Automation and Test in Europe (DATE), pp. 27\u201330 (2013)","DOI":"10.7873\/DATE.2013.020"},{"key":"462_CR53","volume-title":"Formal Aspects of Component Software (FACS)","author":"M Noureddine","year":"2014","unstructured":"Noureddine, M., Jaber, M., Bliudze, S., Zaraket, F.A.: Reduction and abstraction techniques for BIP. In: Lanese, I., Madelaine, E. (eds.) Formal Aspects of Component Software (FACS). Springer, Cham (2014)"},{"key":"462_CR54","doi-asserted-by":"crossref","unstructured":"Panda, P.R.: Systemc: a modeling platform supporting multiple design abstractions. In: Proceedings of the 14th International Symposium on Systems Synthesis. ISSS \u201901, pp. 75\u201380. ACM, New York, NY, USA (2001)","DOI":"10.1145\/500001.500018"},{"key":"462_CR55","volume-title":"Compiling Esterel","author":"D Potop-Butucaru","year":"2007","unstructured":"Potop-Butucaru, D., Edwards, S.A., Berry, G.: Compiling Esterel. Springer, Berlin (2007)"},{"key":"462_CR56","unstructured":"Qiang, W., Bliudze, S.: Verification of component-based systems via predicate abstraction and simultaneous set reduction. In: Trustworthy Global Computing\u201410th International Symposium, TGC 2015, Madrid, Spain, August 31\u2013September 1, 2015 Revised Selected Papers, pp. 147\u2013162 (2015)"},{"issue":"1","key":"462_CR57","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/TCAD.2003.819898","volume":"23","author":"I Sander","year":"2004","unstructured":"Sander, I., Jantsch, A.: System modeling and transformational design refinement in forsyde. IEEE Trans. CAD (TCAD) Integr. Circuits Syst. 23(1), 17\u201332 (2004)","journal-title":"IEEE Trans. CAD (TCAD) Integr. Circuits Syst."},{"key":"462_CR58","doi-asserted-by":"crossref","unstructured":"Sentovich, E., Singh, K.J., Moon, C.W., Savoj, H., Brayton, R.K., Sangiovanni-Vincentelli, A.L.: Sequential circuit design using synthesis and optimization. In: ICCD, pp. 328\u2013333. IEEE Computer Society (1992)","DOI":"10.1109\/ICCD.1992.276282"},{"key":"462_CR59","volume-title":"Introduction to the Theory of Computation","author":"M Sipser","year":"2006","unstructured":"Sipser, M.: Introduction to the Theory of Computation, vol. 27. Thomson Course Technology, Boston (2006)"},{"key":"462_CR60","unstructured":"Wang, D.: SAT Based Abstraction Refinement for Hardware Verification. PhD thesis, Carnegie Mellon University (2003)"}],"container-title":["International Journal on Software Tools for Technology Transfer"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10009-017-0462-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10009-017-0462-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10009-017-0462-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T01:40:54Z","timestamp":1554342054000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10009-017-0462-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,22]]},"references-count":60,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2019,4]]}},"alternative-id":["462"],"URL":"https:\/\/doi.org\/10.1007\/s10009-017-0462-5","relation":{},"ISSN":["1433-2779","1433-2787"],"issn-type":[{"value":"1433-2779","type":"print"},{"value":"1433-2787","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6,22]]},"assertion":[{"value":"22 June 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}