{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T10:20:51Z","timestamp":1777717251292,"version":"3.51.4"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2020,8,3]],"date-time":"2020-08-03T00:00:00Z","timestamp":1596412800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,8,3]],"date-time":"2020-08-03T00:00:00Z","timestamp":1596412800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Softw Tools Technol Transfer"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1007\/s10009-020-00582-z","type":"journal-article","created":{"date-parts":[[2020,8,3]],"date-time":"2020-08-03T20:04:43Z","timestamp":1596485083000},"page":"741-758","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":18,"title":["AMT 2.0: qualitative and quantitative trace analysis with extended signal temporal logic"],"prefix":"10.1007","volume":"22","author":[{"given":"Dejan","family":"Ni\u010dkovi\u0107","sequence":"first","affiliation":[]},{"given":"Olivier","family":"Lebeltel","sequence":"additional","affiliation":[]},{"given":"Oded","family":"Maler","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Ferr\u00e8re","sequence":"additional","affiliation":[]},{"given":"Dogan","family":"Ulus","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,8,3]]},"reference":[{"issue":"1","key":"582_CR1","doi-asserted-by":"publisher","first-page":"116","DOI":"10.1145\/227595.227602","volume":"43","author":"R Alur","year":"1996","unstructured":"Alur, R., Feder, T., Henzinger, T.A.: The benefits of relaxing punctuality. J. ACM 43(1), 116\u2013146 (1996)","journal-title":"J. ACM"},{"key":"582_CR2","unstructured":"Annpureddy, Y., Liu, C., Fainekos, G.E., Sankaranarayanan, S.: S-taliro: a tool for temporal logic falsification for hybrid systems. In: Tools and Algorithms for the Construction and Analysis of Systems\u2014Proceedings 17th International Conference, TACAS 2011, Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2011, Saarbr\u00fccken, Germany, March 26-April 3, 2011, pp. 254\u2013257 (2011)"},{"key":"582_CR3","unstructured":"Asarin, E., Caspi, P., Maler, O.: A Kleene theorem for timed automata. In: Logic in Computer Science (LICS), pp. 160\u2013171 (1997)"},{"issue":"2","key":"582_CR4","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1145\/506147.506151","volume":"49","author":"E Asarin","year":"2002","unstructured":"Asarin, E., Caspi, P., Maler, O.: Timed regular expressions. J. ACM 49(2), 172\u2013206 (2002)","journal-title":"J. ACM"},{"key":"582_CR5","doi-asserted-by":"crossref","unstructured":"Asarin, E., Donz\u00e9, A., Maler, O., Nickovic, D.: Parametric identification of temporal properties. In: Runtime Verification\u20142nd International Conference, RV 2011, San Francisco, CA, USA, September 27\u201330, 2011, Revised Selected Papers, pp. 147\u2013160 (2011)","DOI":"10.1007\/978-3-642-29860-8_12"},{"key":"582_CR6","doi-asserted-by":"crossref","unstructured":"Bartocci, E., Deshmukh, J., Donz\u00e9, A., Fainekos, G., Maler, O., Nickovic, D., Sankaranarayanan, S.: Specification-based monitoring of cyber-physical systems: a survey on theory, tools and applications. In: The Handbook of Runtime Verification (2018)","DOI":"10.1007\/978-3-319-75632-5_5"},{"key":"582_CR7","doi-asserted-by":"crossref","unstructured":"Bartocci, E., Ferr\u00e8re, T., Manjunath, N., Nickovic, D.: Localizing faults in simulink\/stateflow models with STL. In: Proceedings of the 21st International Conference on Hybrid Systems: Computation and Control (part of CPS Week), HSCC 2018, Porto, Portugal, April 11-13, 2018, pp. 197\u2013206 (2018)","DOI":"10.1145\/3178126.3178131"},{"key":"582_CR8","doi-asserted-by":"crossref","unstructured":"Basin, D.A., Krstic, S., Traytel, D.: Almost event-rate independent monitoring of metric dynamic logic. In: Runtime Verification\u2014Proceedings of 17th International Conference, RV 2017, Seattle, WA, USA, September 13\u201316, 2017, pp. 85\u2013102 (2017)","DOI":"10.1007\/978-3-319-67531-2_6"},{"issue":"14","key":"582_CR9","doi-asserted-by":"publisher","first-page":"1805","DOI":"10.1093\/bioinformatics\/btl172","volume":"22","author":"L Calzone","year":"2006","unstructured":"Calzone, L., Fages, F., Soliman, S.: BIOCHAM: an environment for modeling biological systems and formalizing experimental knowledge. Bioinformatics 22(14), 1805\u20131807 (2006)","journal-title":"Bioinformatics"},{"key":"582_CR10","doi-asserted-by":"crossref","unstructured":"Deshmukh, J.V., Donz\u00e9, A., Ghosh, S., Jin, X., Juniwal, G., Seshia, S.A.: Robust online monitoring of signal temporal logic. In: Runtime Verification\u2014Proceedings of 6th International Conference, RV 2015 Vienna, Austria, September 22\u201325 2015, pp. 55\u201370 (2015)","DOI":"10.1007\/978-3-319-23820-3_4"},{"key":"582_CR11","doi-asserted-by":"crossref","unstructured":"Donz\u00e9, A.: Breach, a toolbox for verification and parameter synthesis of hybrid systems. In: Proceedings of 22nd International Conference on Computer Aided Verification, CAV 2010, Edinburgh, UK, July 15\u201319, 2010, pp. 167\u2013170 (2010)","DOI":"10.1007\/978-3-642-14295-6_17"},{"key":"582_CR12","doi-asserted-by":"crossref","unstructured":"Donz\u00e9, A., Maler, O.: Robust satisfaction of temporal logic over real-valued signals. In: Formal Modeling and Analysis of Timed Systems (FORMATS), pp. 92\u2013106 (2010)","DOI":"10.1007\/978-3-642-15297-9_9"},{"key":"582_CR13","volume-title":"A practical introduction to PSL","author":"C Eisner","year":"2006","unstructured":"Eisner, C., Fisman, D.: A practical introduction to PSL. Springer, Berlin (2006)"},{"key":"582_CR14","doi-asserted-by":"crossref","unstructured":"Ferr\u00e8re, T., Maler, O., Nickovic, D.: Trace diagnostics using temporal implicants. In: Automated Technology for Verification and Analysis\u2014Proceedings of 13th International Symposium, ATVA 2015, Shanghai, China, October 12\u201315, 2015, pp. 241\u2013258 (2015)","DOI":"10.1007\/978-3-319-24953-7_20"},{"key":"582_CR15","doi-asserted-by":"crossref","unstructured":"Ferr\u00e8re, T., Maler, O., Nickovic, D., Ulus, D.: Measuring with timed patterns. In: Computer Aided Verification\u2014Proceeding of 27th International Conference, CAV 2015, San Francisco, CA, USA, July 18\u201324, 2015, Part II, pp. 322\u2013337 (2015)","DOI":"10.1007\/978-3-319-21668-3_19"},{"key":"582_CR16","doi-asserted-by":"crossref","unstructured":"Ghidella, J., Mosterman, P.: Requirements-based testing in aircraft control design. In: AIAA Modeling and Simulation Technologies Conference and Exhibit, p. 5886 (2005)","DOI":"10.2514\/6.2005-5886"},{"key":"582_CR17","unstructured":"Distributed System Interface. DSI3 Bus Standard. DSI Consortium"},{"issue":"4","key":"582_CR18","doi-asserted-by":"publisher","first-page":"255","DOI":"10.1007\/BF01995674","volume":"2","author":"R Koymans","year":"1990","unstructured":"Koymans, R.: Specifying real-time properties with metric temporal logic. Real-Time Syst. 2(4), 255\u2013299 (1990)","journal-title":"Real-Time Syst."},{"key":"582_CR19","doi-asserted-by":"crossref","unstructured":"Maler, O., Nickovic, D.: Monitoring temporal properties of continuous signals. In: Formal techniques, modelling and analysis of timed and fault-tolerant systems. In: Joint International Conferences on Formal Modelling and Analysis of Timed Systems, FORMATS 2004 and Formal Techniques in Real-Time and Fault-Tolerant Systems, FTRTFT 2004, Grenoble, France, September 22\u201324, 2004, pp. 152\u2013166 (2004)","DOI":"10.1007\/978-3-540-30206-3_12"},{"issue":"3","key":"582_CR20","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1007\/s10009-012-0247-9","volume":"15","author":"O Maler","year":"2013","unstructured":"Maler, O., Nickovic, D.: Monitoring properties of analog and mixed-signal circuits. STTT 15(3), 247\u2013268 (2013)","journal-title":"STTT"},{"key":"582_CR21","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1016\/j.scico.2015.11.002","volume":"118","author":"T Nguyen","year":"2016","unstructured":"Nguyen, T., Nickovic, D.: Assertion-based monitoring in practice - checking correctness of an automotive sensor interface. Sci. Comput. Program. 118, 40\u201359 (2016)","journal-title":"Sci. Comput. Program."},{"key":"582_CR22","doi-asserted-by":"crossref","unstructured":"Nickovic, D., Lebeltel, O., Maler, O., Ferr\u00e8re, T., Ulus, D.: AMT 2.0: qualitative and quantitative trace analysis with extended signal temporal logic. In: Tools and Algorithms for the Construction and Analysis of Systems\u2014Proceedings of 24th International Conference, TACAS 2018, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2018, Thessaloniki, Greece, April 14\u201320, 2018, Part II, pp. 303\u2013319 (2018)","DOI":"10.1007\/978-3-319-89963-3_18"},{"key":"582_CR23","doi-asserted-by":"crossref","unstructured":"Nickovic, D., Maler, O.: AMT: a property-based monitoring tool for analog systems. In: Proceedings Formal Modeling and Analysis of Timed Systems, 5th International Conference, FORMATS 2007, Salzburg, Austria, October 3\u20135, 2007, pp. 304\u2013319 (2007)","DOI":"10.1007\/978-3-540-75454-1_22"},{"key":"582_CR24","doi-asserted-by":"crossref","unstructured":"Ulus, D.: Montre: a tool for monitoring timed regular expressions. In: Computer Aided Verification\u2014Proceedings of 29th International Conference, CAV 2017, Heidelberg, Germany, July 24\u201328, 2017, Part I, pp. 329\u2013335 (2017)","DOI":"10.1007\/978-3-319-63387-9_16"},{"key":"582_CR25","doi-asserted-by":"crossref","unstructured":"Ulus, D., Ferr\u00e8re, T., Asarin, E., Maler, O.: Timed pattern matching. In: Formal Modeling and Analysis of Timed Systems (FORMATS), pp. 222\u2013236 (2014)","DOI":"10.1007\/978-3-319-10512-3_16"},{"key":"582_CR26","volume-title":"A Practical Guide for System Verilog Assertions","author":"S Vijayaraghavan","year":"2006","unstructured":"Vijayaraghavan, S., Ramanathan, M.: A Practical Guide for System Verilog Assertions. Springer, Berlin (2006)"}],"container-title":["International Journal on Software Tools for Technology Transfer"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10009-020-00582-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10009-020-00582-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10009-020-00582-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,2]],"date-time":"2021-08-02T23:33:22Z","timestamp":1627947202000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10009-020-00582-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,3]]},"references-count":26,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020,12]]}},"alternative-id":["582"],"URL":"https:\/\/doi.org\/10.1007\/s10009-020-00582-z","relation":{},"ISSN":["1433-2779","1433-2787"],"issn-type":[{"value":"1433-2779","type":"print"},{"value":"1433-2787","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,8,3]]},"assertion":[{"value":"3 August 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}