{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T17:33:08Z","timestamp":1777570388050,"version":"3.51.4"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T00:00:00Z","timestamp":1266883200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Appl Intell"],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1007\/s10489-010-0214-7","type":"journal-article","created":{"date-parts":[[2010,2,22]],"date-time":"2010-02-22T17:56:12Z","timestamp":1266861372000},"page":"193-204","source":"Crossref","is-referenced-by-count":13,"title":["Genetic algorithm for test pattern generator design"],"prefix":"10.1007","volume":"32","author":[{"given":"Tomasz","family":"Garbolino","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregor","family":"Papa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,2,23]]},"reference":[{"key":"214_CR1","unstructured":"Aktouf C, Robach C, Ka\u010d U, Novak F (1999) On-line testing of embedded architectures using idle computations and clock cycles. In: Proc. 5th IEEE international on-line testing workshop, Rhodes, Greece, pp 28\u201332"},{"key":"214_CR2","doi-asserted-by":"crossref","DOI":"10.1093\/oso\/9780195099713.001.0001","volume-title":"Evolutionary algorithms in theory and practice","author":"T B\u00e4ck","year":"1996","unstructured":"B\u00e4ck T (1996) Evolutionary algorithms in theory and practice. Oxford University Press, Oxford"},{"key":"214_CR3","doi-asserted-by":"crossref","DOI":"10.1887\/0750306645","volume-title":"Evolutionary computation 1: basic algorithms and operators","author":"T B\u00e4ck","year":"2000","unstructured":"B\u00e4ck T, Fogel DB, Michalewicz Z (2000) Evolutionary computation 1: basic algorithms and operators. Taylor & Francis, London"},{"key":"214_CR4","doi-asserted-by":"crossref","unstructured":"Bellos M, Kagaris D, Nikolos D (2002) Test set embedding based on phase shifters. In: Proceedings fourth European dependable computing conference, EDCC-4. Toulouse, France, pp 90\u2013101","DOI":"10.1007\/3-540-36080-8_12"},{"key":"214_CR5","doi-asserted-by":"crossref","unstructured":"Cao B, Xiao L, Wang Y (2008) A low power deterministic test pattern generator for BIST based on cellular automata. In: Proc. 4th IEEE international symposium on electronic design, test & applications, DELTA 2008, Hong Kong, China, pp 266\u2013269","DOI":"10.1109\/DELTA.2008.65"},{"key":"214_CR6","doi-asserted-by":"crossref","first-page":"633","DOI":"10.1109\/92.894170","volume":"8","author":"K Chakrabarty","year":"2000","unstructured":"Chakrabarty K, Muray B, Iyengar V (2000) Deterministic built in test pattern generation for high performance circuits using twisted ring counters. IEEE Trans Very Large Scale Integr (VLSI) Syst 8:633\u2013636","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"214_CR7","doi-asserted-by":"crossref","first-page":"943","DOI":"10.1109\/43.511578","volume":"15","author":"F Corno","year":"1996","unstructured":"Corno F, Prinetto P, Rebaudengo M, Reorda MS (1996) Gatto: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits. IEEE Trans Comput-Aided Des 15:943\u2013951","journal-title":"IEEE Trans Comput-Aided Des"},{"key":"214_CR8","doi-asserted-by":"crossref","unstructured":"Corno F, Prinetto P, Reorda MS (1996) A genetic algorithm for automatic generation of test logic for digital circuits. In: Proceedings IEEE international conference on tools with artificial intelligence. Toulouse, France, pp 10\u201316","DOI":"10.1109\/TAI.1996.560394"},{"key":"214_CR9","doi-asserted-by":"crossref","unstructured":"Corno F, Sonza Reorda M, Squillero G, Violante M (2000) A genetic algorithm-based system for generating test programs for microprocessor IP cores. ictai, pp.0195, In: Proc. 12th IEEE international conference on tools with artificial intelligence (ICTAI\u201900), Vancouver, Canada, pp 195","DOI":"10.1109\/TAI.2000.889869"},{"key":"214_CR10","volume-title":"Evolutionary algorithms for embedded system design","author":"R Drechsler","year":"2002","unstructured":"Drechsler R, Drechsler N (2002) Evolutionary algorithms for embedded system design. Kluwer, Dordrecht"},{"key":"214_CR11","doi-asserted-by":"crossref","unstructured":"Dufaza C, Chevalier C, Lew Yan Voon LFC (1993) LFSROM - a hardware test pattern generator for deterministic ISCAS85 test sets. In Proc. 2nd IEEE Asian test symposium, Beijing, China, pp 160\u2013165","DOI":"10.1109\/ATS.1993.398796"},{"key":"214_CR12","doi-asserted-by":"crossref","unstructured":"Edirisooriya G, Robinson J (1992) Design of low cost ROM based test generators. In: Proceedings IEEE VLSI test symposium, pp 61\u201366","DOI":"10.1109\/VTEST.1992.232725"},{"key":"214_CR13","unstructured":"Espresso (1988) UC Berkeley. http:\/\/www-cad.eecs.berkeley.edu:80\/software\/software.html"},{"key":"214_CR14","doi-asserted-by":"crossref","unstructured":"Favalli M, Dalpasso M (2002) An evolutionary approach to the design of on-chip pseudorandom test pattern generators. In: Proceedings of the 2002 design, automation and test in Europe, p 1122","DOI":"10.1109\/DATE.2002.998478"},{"key":"214_CR15","doi-asserted-by":"crossref","unstructured":"Fin A, Fummi F (2003) Genetic algorithms: the philosopher\u2019s stone or an effective solution for high-level TPG? In: Eighth IEEE international high-level design validation and test workshop (HLDVT\u201903), pp 163\u2013168","DOI":"10.1109\/HLDVT.2003.1252491"},{"key":"214_CR16","doi-asserted-by":"crossref","unstructured":"Fi\u0161er P (2007) Pseudo-random pattern generator design for column-matching BIST. In: Proc. 10th Euromicro conference on digital system design architectures, methods and tools, DSD 2007, Lubeck, Germany, pp 657\u2013663","DOI":"10.1109\/DSD.2007.4341537"},{"key":"214_CR17","doi-asserted-by":"crossref","unstructured":"Garbolino T, Hlawiczka A (1999) A new LFSR with D and T flip flops as an effective test pattern generator for VLSI circuits. In: Lecture notes in computer science, vol 1667, pp 321\u2013338","DOI":"10.1007\/3-540-48254-7_22"},{"issue":"6","key":"214_CR18","doi-asserted-by":"crossref","first-page":"975","DOI":"10.1016\/S0026-2714(02)00033-1","volume":"42","author":"T Garbolino","year":"2002","unstructured":"Garbolino T, Hlawiczka A (2002) Efficient test pattern generators based on specific cellular automata structures. Microelectron Reliab 42(6):975\u2013983","journal-title":"Microelectron Reliab"},{"key":"214_CR19","doi-asserted-by":"crossref","unstructured":"Garbolino T, Hlawiczka A, Kristof A (2000) Fast and low area TPG based on T type flip flops can be easily integrated to the scan path. In: Proceedings IEEE European test workshop, Cascais, pp 161\u2013166","DOI":"10.1109\/ETW.2000.873794"},{"key":"214_CR20","doi-asserted-by":"crossref","unstructured":"Garbolino T, Papa G (2008) Test pattern generator design optimization based on genetic algorithm. In: Proceedings 21st international conference on industrial, engineering and other applications of applied intelligent systems, IEA\/AIE 2008, Wroclaw, Poland, pp 580\u2013589","DOI":"10.1007\/978-3-540-69052-8_61"},{"key":"214_CR21","doi-asserted-by":"crossref","unstructured":"Garvie M, Thompson A (2003) Evolution of self-diagnosing hardware. In: Proc. 5th int. conf. on evolvable systems (ICES\u201803). Lecture notes in computer science, vol. 2606, pp 238\u2013248","DOI":"10.1007\/3-540-36553-2_22"},{"key":"214_CR22","volume-title":"Genetic algorithms in search, optimization, and machine learning","author":"D Goldberg","year":"1989","unstructured":"Goldberg D (1989) Genetic algorithms in search, optimization, and machine learning. Addison-Wesley, Reading"},{"key":"214_CR23","volume-title":"Testing semiconductor memories: theory and practice","author":"A Goor van\u00a0de","year":"1991","unstructured":"van\u00a0de Goor A (1991) Testing semiconductor memories: theory and practice. Wiley, New York"},{"key":"214_CR24","doi-asserted-by":"crossref","unstructured":"Guo R, Li B, Zou Y, Zhuang Z (2007) Hybrid quantum probabilistic coding genetic algorithm for large scale hardware-software co-synthesis of embedded systems. In: Proc. IEEE congress on evolutionary computation, CEC 2007, Singapore, pp 3454-3458","DOI":"10.1109\/CEC.2007.4424919"},{"key":"214_CR25","doi-asserted-by":"crossref","unstructured":"Hakmi AW, Wunderlich HJ, Zoellin CG, Glowatz A, Hapke F, Schloeffel J, Souef L (2007) Programmable deterministic built-in self-test. In: Proc. IEEE international test conference, Santa Clara, California, USA, pp 1\u20139","DOI":"10.1109\/TEST.2007.4437611"},{"key":"214_CR26","doi-asserted-by":"crossref","unstructured":"Hamzaoglu I, Patel JH (1998) Test set compaction algorithms for combinational circuits. In: Proceedings of the international conference on computer-aided design, San Jose, USA, pp 283\u2013289","DOI":"10.1145\/288548.288615"},{"key":"214_CR27","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/12.364534","volume":"44","author":"S Hellebrand","year":"1995","unstructured":"Hellebrand S, Rajski J, Tarnick S, Venkataraman S, Courtois B (1995) Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers. IEEE Trans Comput 44:223\u2013233","journal-title":"IEEE Trans Comput"},{"key":"214_CR28","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1023\/A:1014921014486","volume":"18","author":"M Khalil","year":"2002","unstructured":"Khalil M, Robach C, Novak F (2002) Diagnosis strategies for hardware or software systems. J Electron Test, Theory Appl 18:241\u2013251","journal-title":"J Electron Test, Theory Appl"},{"issue":"3","key":"214_CR29","first-page":"377","volume":"7","author":"P Koro\u0161ec","year":"2008","unstructured":"Koro\u0161ec P, \u0160ilc J (2008) Using stigmergy to solve numerical optimization problems. Comput Informatics 7(3):377\u2013402","journal-title":"Comput Informatics"},{"issue":"3\u20134","key":"214_CR30","first-page":"61","volume":"53","author":"B Korou\u0161i\u0107-Seljak","year":"2002","unstructured":"Korou\u0161i\u0107-Seljak B (2002) Timetable construction using general heuristic techniques. J Electr Eng 53(3\u20134):61\u201369","journal-title":"J Electr Eng"},{"key":"214_CR31","volume-title":"Genetic algorithms for VLSI design, layout & test automation","author":"P Mazumder","year":"1999","unstructured":"Mazumder P, Rudnick EM (1999) Genetic algorithms for VLSI design, layout & test automation. Prentice Hall, New York"},{"key":"214_CR32","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-07807-5","volume-title":"How to solve it: modern heuristics","author":"Z Michalewicz","year":"2004","unstructured":"Michalewicz Z, Fogel DB (2004) How to solve it: modern heuristics. Springer, Berlin"},{"issue":"1","key":"214_CR33","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1023\/B:JETT.0000009317.31947.c8","volume":"20","author":"O Novak","year":"2004","unstructured":"Novak O, Pliva Z, Nosek J, Hlawiczka A, Garbolino T, Gucwa K (2004) Test-per-clock logic BIST with semi-deterministic test patterns and zero-aliasing compactor. J Electron Test, Theory Appl 20(1):109\u2013122","journal-title":"J Electron Test, Theory Appl"},{"issue":"1","key":"214_CR34","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1016\/j.engappai.2004.09.003","volume":"18","author":"G Papa","year":"2005","unstructured":"Papa G, Korou\u0161i\u0107-Seljak B (2005) An artificial intelligence approach to the efficiency improvement of a universal motor. Eng Appl Artif Intell 18(1):47\u201355","journal-title":"Eng Appl Artif Intell"},{"issue":"3","key":"214_CR35","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1016\/S0141-9331(02)00008-X","volume":"26","author":"G Papa","year":"2002","unstructured":"Papa G, \u0160ilc J (2002) Automatic large-scale integrated circuit synthesis using allocation-based scheduling algorithm. Microprocess Microsyst 26(3):139\u2013147","journal-title":"Microprocess Microsyst"},{"key":"214_CR36","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-0367-5","volume-title":"The boundary-scan handbook","author":"K Parker","year":"2003","unstructured":"Parker K (2003) The boundary-scan handbook, 3rd edn. Kluwer, Dordrecht","edition":"3"},{"key":"214_CR37","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1007\/978-3-540-72377-6_13","volume":"66","author":"E Sanchez","year":"2007","unstructured":"Sanchez E, Squillero G (2007) Evolutionary techniques applied to hardware optimization problems: test and verification of advanced processors. Stud Comput Intell 66:303\u2013326","journal-title":"Stud Comput Intell"},{"key":"214_CR38","doi-asserted-by":"crossref","unstructured":"Sudireddy S, Kakade J, Kagaris D (2008) Deterministic built-in TPG with segmented FSMs. In: Proc. 14th IEEE international on-line testing symposium, IOLTS 2008, Rhodes, Greece, pp 261\u2013266","DOI":"10.1109\/IOLTS.2008.37"},{"key":"214_CR39","doi-asserted-by":"crossref","first-page":"545","DOI":"10.1109\/43.918212","volume":"20","author":"N Touba","year":"2001","unstructured":"Touba N, McCluskey E (2001) Bit-fixing in pseudorandom sequences for scan BIST. IEEE Trans Comput-Aided Des Integr Circuits Syst 20:545\u2013555","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"2","key":"214_CR40","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/s10489-006-0022-2","volume":"27","author":"T Tu\u0161ar","year":"2007","unstructured":"Tu\u0161ar T, Koro\u0161ec P, Papa G, Filipi\u010d B, \u0160ilc J (2007) A comparative study of stochastic optimization methods in electric motor design. Appl Intell 27(2):101\u2013111","journal-title":"Appl Intell"},{"key":"214_CR41","doi-asserted-by":"crossref","unstructured":"Veiras Bolzani LM, Sanchez E, Schillaci M, Squillero G (2007) Co-evolution of test programs and stimuli vectors for testing of embedded peripheral cores. In: Proc. IEEE congress on evolutionary computation, CEC 2007, Singapore, pp 3474\u20133481","DOI":"10.1109\/CEC.2007.4424922"},{"issue":"3\u20134","key":"214_CR42","first-page":"261","volume":"28","author":"CL Wu","year":"2006","unstructured":"Wu CL, Chau KW (2006) A flood forecasting neural network model with genetic algorithm. Int J Environ Pollut 28(3\u20134):261\u2013273","journal-title":"Int J Environ Pollut"}],"container-title":["Applied Intelligence"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10489-010-0214-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10489-010-0214-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10489-010-0214-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,30]],"date-time":"2023-05-30T12:09:55Z","timestamp":1685448595000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10489-010-0214-7"}},"subtitle":["Automatic evolution of circuits"],"short-title":[],"issued":{"date-parts":[[2010,2,23]]},"references-count":42,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,4]]}},"alternative-id":["214"],"URL":"https:\/\/doi.org\/10.1007\/s10489-010-0214-7","relation":{},"ISSN":["0924-669X","1573-7497"],"issn-type":[{"value":"0924-669X","type":"print"},{"value":"1573-7497","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2,23]]}}}