{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T14:19:28Z","timestamp":1761401968709,"version":"3.37.3"},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2018,7,30]],"date-time":"2018-07-30T00:00:00Z","timestamp":1532908800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100002643","name":"Kwangwoon University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002643","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Appl Intell"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1007\/s10489-018-1246-7","type":"journal-article","created":{"date-parts":[[2018,7,30]],"date-time":"2018-07-30T01:53:23Z","timestamp":1532915603000},"page":"4792-4804","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["An optimized hybrid algorithm in term of energy and performance for mapping real time workloads on 2d based on-chip networks"],"prefix":"10.1007","volume":"48","author":[{"given":"Sarzamin","family":"Khan","sequence":"first","affiliation":[]},{"given":"Sheraz","family":"Anjum","sequence":"additional","affiliation":[]},{"given":"Usman Ali","family":"Gulzari","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7378-8009","authenticated-orcid":false,"given":"Farruh","family":"Ishmanov","sequence":"additional","affiliation":[]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[]},{"given":"Muhammad Khalil","family":"Afzal","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,7,30]]},"reference":[{"issue":"1","key":"1246_CR1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, De Micheli G (2002) Networks on chips: a new SoC paradigm. IEEE Comput Soc 35(1):70\u201378","journal-title":"IEEE Comput Soc"},{"key":"1246_CR2","doi-asserted-by":"publisher","unstructured":"Dally WJ, Towels B (2001) Route packets, not wires, on-chip interconnection networks.. In: Proceedings of the 38th DAC, Las Vegas, Nevada, USA, pp 684\u2013689. ISBN:1-58113-297-2. \n                    https:\/\/doi.org\/10.1145\/378239.379048","DOI":"10.1145\/378239.379048"},{"key":"1246_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/b105353","volume-title":"Networks on chip","author":"A Jantch","year":"2003","unstructured":"Jantch A, Tenhunen H (2003) Networks on chip. Kluwer Academic Publishers, Norwell"},{"key":"1246_CR4","doi-asserted-by":"publisher","first-page":"340","DOI":"10.1016\/j.vlsi.2007.12.002","volume":"41","author":"D Atienza","year":"2008","unstructured":"Atienza D, Angiolini F, Murali S et al (2008) Network-on-chip design and synthesis outlook. VLSI J 41:340\u2013359","journal-title":"VLSI J"},{"key":"1246_CR5","doi-asserted-by":"crossref","unstructured":"Tsai WC, Lan YC, Hu YH, et al (2012) Networks on chips: structure and design methodologies. Hindawi J Electric Comput Eng, Article ID 509465, 15 pp","DOI":"10.1155\/2012\/509465"},{"issue":"1","key":"1246_CR6","doi-asserted-by":"publisher","first-page":"03","DOI":"10.1109\/TCAD.2008.2010691","volume":"28","author":"R Marculescu","year":"2009","unstructured":"Marculescu R, Ogras UY, Peh LS, et al (2009) Outstanding research problems in NoC design: systems, micro architecture, and circuit perspectives. IEEE Trans Computer-Aided Des Integr Circ Syst 28(1):03\u201321","journal-title":"IEEE Trans Computer-Aided Des Integr Circ Syst"},{"issue":"3","key":"1246_CR7","doi-asserted-by":"publisher","first-page":"662","DOI":"10.1109\/TPDS.2016.2589934","volume":"28","author":"C Wu","year":"2017","unstructured":"Wu C, Deng C, Liu L et al (2017) A Multi-objective model oriented mapping approach for noc based computing systems. IEEE Transactions on Parallel Distributed Systems 28(3):662\u2013676","journal-title":"IEEE Transactions on Parallel Distributed Systems"},{"issue":"1","key":"1246_CR8","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1049\/iet-cdt.2017.0068","volume":"12","author":"S Khan","year":"2018","unstructured":"Khan S, Anjum S, Gulzari UA, et al (2018) Comparative analysis of Network-on-Chip simulation tools. IET Comput Digit Tech 12(1):30\u201338","journal-title":"IET Comput Digit Tech"},{"issue":"4","key":"1246_CR9","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1049\/iet-cdt.2016.0184","volume":"11","author":"UA Gulzari","year":"2017","unstructured":"Gulzari UA, Khan S, Anjum S et al (2017) An efficient and scalable cross-bypass-mesh architecture for on-chip communication. IET Comput Digit Tech 11(4):140\u2013148","journal-title":"IET Comput Digit Tech"},{"issue":"12","key":"1246_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1371\/journal.pone.0167590","volume":"11","author":"UA Gulzari","year":"2016","unstructured":"Gulzari UA, Anjum S, Torres FS et al (2016) A new cross-by-pass-torus architecture based on CBP-mesh and torus interconnection for on-chip communication. PLoS ONE 11(12):1\u201318,e0167590","journal-title":"PLoS ONE"},{"issue":"10","key":"1246_CR11","first-page":"2782","volume":"20","author":"S Anjum","year":"2008","unstructured":"Anjum S, Jie C, PEI-PEI Y (2008) Traffic Modeling and Mapping of H.264 Encoder on 2D-Mesh Vs Application Specific NoC. Journal of System Simulation 20(10):2782\u20132788","journal-title":"Journal of System Simulation"},{"key":"1246_CR12","doi-asserted-by":"publisher","unstructured":"Sahu S, Kittur HM (2013) Area and power efficient network-on-chip router architecture.. In: 2013 IEEE conference on information & communication technologies (ICT) India, pp 855\u2013859, ISBN:13653575. \n                    https:\/\/doi.org\/10.1109\/CICT.2013.6558214","DOI":"10.1109\/CICT.2013.6558214"},{"key":"1246_CR13","doi-asserted-by":"publisher","unstructured":"Walter I, Cidon I, Kolodny A, et al (2009) The era of many-modules SoC: revisiting the NoC mapping problem. 2nd. Int. Workshop on Network on Chip Architectures, New York, NY, USA, pp 43\u201348. ISBN:978-1-60558-774-5. \n                    https:\/\/doi.org\/10.1145\/1645213.1645224","DOI":"10.1145\/1645213.1645224"},{"issue":"1","key":"1246_CR14","doi-asserted-by":"publisher","first-page":"88","DOI":"10.1016\/j.micpro.2013.11.013","volume":"38","author":"M Mottaghi","year":"2014","unstructured":"Mottaghi M (2014) DFTS: A dynamic fault-tolerant scheduling for real-time tasks in multicore processors. Elsevier journal of Microprocessors and Microsystems 38(1):88\u201397","journal-title":"Elsevier journal of Microprocessors and Microsystems"},{"key":"1246_CR15","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1016\/j.sysarc.2012.10.004","volume":"59","author":"P Kumar Sahu","year":"2013","unstructured":"Kumar Sahu P, Chattopadhyay S (2013) A survey on application mapping strategies for network-on-chip design. J Syst Archit 59:60\u201376","journal-title":"J Syst Archit"},{"key":"1246_CR16","doi-asserted-by":"publisher","unstructured":"Tosun S, Ozturk O, Ozen M (2009) An ILP formulation for application mapping onto Network-on-Chips.. In: 2009 international conference on application of information and communication technologies, Baku, Azerbaijan, pp 1\u20135, INSPEC: 11051086. \n                    https:\/\/doi.org\/10.1109\/ICAICT.2009.5372524","DOI":"10.1109\/ICAICT.2009.5372524"},{"issue":"1","key":"1246_CR17","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1016\/j.sysarc.2010.10.001","volume":"57","author":"S Tosun","year":"2011","unstructured":"Tosun S (2011) New heuristic algorithm for energy aware application mapping and routing on mesh-based NoCs. Journal of System Architecture 57(1):69\u201378","journal-title":"Journal of System Architecture"},{"issue":"7","key":"1246_CR18","doi-asserted-by":"publisher","first-page":"242","DOI":"10.1016\/j.sysarc.2010.04.007","volume":"56","author":"AK Singh","year":"2010","unstructured":"Singh AK, Srikanthan T, Kumar A, et al (2010) Communication-aware heuristics for run-time task mapping on NoC-based MPSoc platforms. J. Syst. Archit. 56(7):242\u2013255","journal-title":"J. Syst. Archit."},{"key":"1246_CR19","doi-asserted-by":"publisher","unstructured":"Bhardwaj K, JENA RK (2009) Energy and bandwidth aware mapping of IPs onto regular NoC architectures using multi-objective genetic algorithms. 2009 International Symposium on System-on-Chip. Tampere, Finland, pp 27\u201331, INSPEC: 10976455. \n                    https:\/\/doi.org\/10.1109\/SOCC.2009.5335684","DOI":"10.1109\/SOCC.2009.5335684"},{"issue":"99","key":"1246_CR20","first-page":"13","volume":"PP","author":"S Khan","year":"2017","unstructured":"Khan S, Anjum S, Gulzari UA et al (2017) Bandwidth-Constrained Multi-Objective Segmented Brute-Force Algorithm for Efficient Mapping of Embedded Applications on NoC Architecture. IEEE Access PP(99):13","journal-title":"IEEE Access"},{"key":"1246_CR21","doi-asserted-by":"publisher","unstructured":"Shen T, Chao CH, Lien YK, Wu AY, et al (2007) A new binomial mapping and optimization algorithm for reduced-complexity Mesh-based on-chip network. First International Symposium on Networks-on-Chip (NOCS\u201907), Princeton, USA, pp 317\u2013322, ISBN:0-7695-2773-6. \n                    https:\/\/doi.org\/10.1109\/NOCS.2007.5","DOI":"10.1109\/NOCS.2007.5"},{"issue":"14","key":"1246_CR22","first-page":"1","volume":"17","author":"C Xua","year":"2017","unstructured":"Xua C, Liu Y, Zhu Z et al (2017) An efficient energy and thermal-aware mapping for regular network-on-chip. IEICE Electronics Express 17(14):1\u201311","journal-title":"IEICE Electronics Express"},{"key":"1246_CR23","doi-asserted-by":"publisher","unstructured":"Lei W, Xiang L (2010) Energy- and latency-aware NoC mapping based on discrete particle swarm optimization.. In: 2010 international conference on communications and mobile computing IEEE, Shenzhen, China, pp 263\u2013268, INSPEC: 11309976. \n                    https:\/\/doi.org\/10.1109\/CMC.2010.38","DOI":"10.1109\/CMC.2010.38"},{"key":"1246_CR24","doi-asserted-by":"publisher","unstructured":"Hu J, Marculescu R (2003) Energy-aware mapping for tile-based NoC architectures under performance constraints.. In: ASP-DAC \u201903 proceedings of the 2003 Asia and South Pacific design automation conference, Kitakyushu, Japan, pp 233\u2013239. ISBN:0-7803-7660-9. \n                    https:\/\/doi.org\/10.1145\/1119772.1119818","DOI":"10.1145\/1119772.1119818"},{"key":"1246_CR25","unstructured":"Lei T, Kumar S (2003) A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture. Proceedings of the Euromicro Symposium on Digital System Design IEEE, pp 180\u2013187"},{"key":"1246_CR26","doi-asserted-by":"publisher","first-page":"896","DOI":"10.1109\/DATE.2004.1269002","volume":"2","author":"S Murali","year":"2004","unstructured":"Murali S, De Micheli G (2004) Bandwidth-constrained mapping of cores onto NoC architectures. Proc. of IEEE\/ACM Design, Automation and Test in Europe Conference, Paris, France 2:896\u2013901","journal-title":"Proc. of IEEE\/ACM Design, Automation and Test in Europe Conference, Paris, France"},{"key":"1246_CR27","doi-asserted-by":"crossref","unstructured":"Lu Z, Xia L, Jantch A (2008) Cluster-based simulated annealing for mapping cores onto 2-D Mesh networks on chip. In: Proceedings of the 11th Workshop on Design and Diagnostics of Electronic Circuits and Systems. IEEE Computer Society, USA, pp 1\u20136","DOI":"10.1109\/DDECS.2008.4538763"},{"key":"1246_CR28","unstructured":"Radu C, Vintan L (2011) Optimized Simulated Annealing for Network-on-Chip Application Mapping. Proceedings of the 18th International Conference on Control Systems and Computer Science, Romania, pp 452\u2013459"},{"key":"1246_CR29","doi-asserted-by":"crossref","unstructured":"Ascia G, Catania V (2004) Multi-Objective Mapping for Mesh Based NoC Architectures. Proceedings of the ICHSC\/ICSS, Stockholm, Sweden, pp 182\u2013187","DOI":"10.1145\/1016720.1016765"},{"issue":"1","key":"1246_CR30","first-page":"203","volume":"3","author":"RK Jena","year":"2012","unstructured":"Jena RK (2012) Application mapping of Mesh based NoC using Evolutionary algorithm. J Inf Syst Commun 3(1):203\u2013206","journal-title":"J Inf Syst Commun"},{"key":"1246_CR31","doi-asserted-by":"publisher","unstructured":"Sepulveda MJ, Strum M, Chau WJ, et al (2011) A Multi-Objective Approach for Multi-Application NoC Mapping. IEEE Latin American Symposium on Circuits and Systems (LASCAS), Bogata, Colombia, pp 1\u20134, INSPEC: 11945802. \n                    https:\/\/doi.org\/10.1109\/LASCAS.2011.5750275","DOI":"10.1109\/LASCAS.2011.5750275"},{"key":"1246_CR32","doi-asserted-by":"publisher","unstructured":"Harmanani HM (2008) A method for efficient mapping and reliable routing for NoC architectures with minimum bandwidth and area.. In: 2008 joint IEEE North-East workshop on circuits and systems and TAISA conference, NEWCAS-TAISA. pp 29\u201332. \n                    https:\/\/doi.org\/10.1109\/NEWCAS.2008.4606313","DOI":"10.1109\/NEWCAS.2008.4606313"},{"key":"1246_CR33","unstructured":"Tran AT, Baas BM (2012) NoCT weak: a highly parameterizable simulator for early exploration of performance and energy of networks on chip. Technical Report, VLSI Computation Lab, ECE Department, UC Davis"},{"key":"1246_CR34","first-page":"410","volume":"94","author":"AS Hassan","year":"2016","unstructured":"Hassan AS, Morgan AA, El-Kharashi MW (2016) \u2019An Enhanced Network-on-Chip Simulation for Cluster-Based Routing\u2019. The 3rd International Workshop on Design and Performance of Networks on Chip (DPNoC) 94:410\u2013417","journal-title":"The 3rd International Workshop on Design and Performance of Networks on Chip (DPNoC)"},{"key":"1246_CR35","unstructured":"Koziris N, Romesis M, Tsanakas P, Papakonstantinou G (2000) An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures. Proceedings of the 8th Euro PDP, pp 406\u2013413"},{"issue":"4","key":"1246_CR36","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","volume":"24","author":"J Hu","year":"2005","unstructured":"Hu J, Marculescu M (2005) Energy and performance aware mapping for regular NoC architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24(4):551\u2013562","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1246_CR37","doi-asserted-by":"publisher","unstructured":"Srinivasan K, Chatha KS (2005) A technique for low energy mapping and routing in Network-on-Chip architecture. In: Proceedings of the 2005 international symposium on low power electronics and design ISLPED \u201905, San Diego, CA, USA, 387-392, ISBN:1-59593-137-6. \n                    https:\/\/doi.org\/10.1145\/1077603.1077695","DOI":"10.1145\/1077603.1077695"},{"key":"1246_CR38","doi-asserted-by":"publisher","unstructured":"Chen Y, Xie L, Li J (2009) An energy-aware heuristic constructive mapping algorithm for network on chip. In: IEEE 8th international conference on ASIC (ASICON), Hunan, China, pp 101\u2013104, INSPEC: 11009365. \n                    https:\/\/doi.org\/10.1109\/ASICON.2009.5351596","DOI":"10.1109\/ASICON.2009.5351596"},{"key":"1246_CR39","doi-asserted-by":"publisher","unstructured":"Jang W, Pan DZ (2010) A3MAP: Architecture-aware analytic mapping for Network-on-Chip.. In: 15th Asia and South Pacific design automation conference (ASP-DAC), Taipei, Taiwan, pp 523\u2013528, INSPEC: 11153807. \n                    https:\/\/doi.org\/10.1109\/ASPDAC.2010.5419827","DOI":"10.1109\/ASPDAC.2010.5419827"},{"issue":"2","key":"1246_CR40","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1587\/elex.7.73","volume":"7","author":"M Reshadi","year":"2010","unstructured":"Reshadi M, Khademzadeh A, Reza A (2010) Elixir: a new bandwidth-constrained mapping for Networks-on-Chip. IEICE Electronics Express 7(2):73\u201379","journal-title":"IEICE Electronics Express"},{"issue":"22","key":"1246_CR41","doi-asserted-by":"publisher","first-page":"1535","DOI":"10.1587\/elex.6.1535","volume":"6","author":"M Tavanpour","year":"2009","unstructured":"Tavanpour M, Khademzadeh A, Janidarmian M (2009) Chain-mapping for mesh based Network-on-Chip architecture. IEICE Electronics Express 6(22):1535\u20131541","journal-title":"IEICE Electronics Express"},{"issue":"1","key":"1246_CR42","first-page":"91","volume":"19","author":"G Fen","year":"2010","unstructured":"Fen G, Ning W (2010) Genetic algorithm based mapping and routing approach for network on chip architectures. Chin J Electron 19(1):91\u201396","journal-title":"Chin J Electron"},{"key":"1246_CR43","doi-asserted-by":"publisher","first-page":"995","DOI":"10.1007\/s11227-014-1348-x","volume":"71","author":"S Tosun","year":"2015","unstructured":"Tosun S, Ozturk O, Ozkan E, Ozen M (2015) Application mapping algorithms for mesh-based network-on-chip architectures. Journal of Supercomputers 71:995\u20131017","journal-title":"Journal of Supercomputers"},{"key":"1246_CR44","doi-asserted-by":"crossref","unstructured":"Alikhah-Asl E, Reshadi M (2017) XY-Axix and Distance Based NoC Mapping, 8th international symposium on telecommunication (IST), Tehran, pp 1\u20136","DOI":"10.1109\/ISTEL.2016.7881908"},{"issue":"17","key":"1246_CR45","first-page":"1","volume":"14","author":"C Xua","year":"2017","unstructured":"Xua C, Liu Y, Zhu Z, Yang Y (2017) An efficient energy and thermal-aware mapping for regular network-on-chip. IEICE Electronics Express 14(17):1\u201311","journal-title":"IEICE Electronics Express"}],"container-title":["Applied Intelligence"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10489-018-1246-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10489-018-1246-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10489-018-1246-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,22]],"date-time":"2019-09-22T15:36:45Z","timestamp":1569166605000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10489-018-1246-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,30]]},"references-count":45,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2018,12]]}},"alternative-id":["1246"],"URL":"https:\/\/doi.org\/10.1007\/s10489-018-1246-7","relation":{},"ISSN":["0924-669X","1573-7497"],"issn-type":[{"type":"print","value":"0924-669X"},{"type":"electronic","value":"1573-7497"}],"subject":[],"published":{"date-parts":[[2018,7,30]]},"assertion":[{"value":"30 July 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}