{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T11:34:00Z","timestamp":1762342440566,"version":"3.44.0"},"reference-count":48,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2025,4,5]],"date-time":"2025-04-05T00:00:00Z","timestamp":1743811200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"},{"start":{"date-parts":[[2025,4,5]],"date-time":"2025-04-05T00:00:00Z","timestamp":1743811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB2901100","2022YFB2901100","2022YFB2901100"],"award-info":[{"award-number":["2022YFB2901100","2022YFB2901100","2022YFB2901100"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Autom Softw Eng"],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1007\/s10515-025-00506-8","type":"journal-article","created":{"date-parts":[[2025,4,5]],"date-time":"2025-04-05T18:39:35Z","timestamp":1743878375000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Pipe-DBT: enhancing dynamic binary translation simulators to support pipeline-level simulation"],"prefix":"10.1007","volume":"32","author":[{"given":"Tiancheng","family":"Tang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Man","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinbing","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Duqing","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,4,5]]},"reference":[{"key":"506_CR1","unstructured":"Alliance, C.: Riscv-dv, https:\/\/github.com\/chipsalliance\/riscv-dv.git, accessed on: January 24, 2025. (2020)"},{"key":"506_CR2","unstructured":"Altman, E., Gschwind, M., Sathaye, S., Kosonocky, S., Bright, A., Fritts, J., Ledak, P., Appenzeller, D., Filan, Z.: Boa: The architecture of a binary translation processor, IBM Research Report RC 21665 (2000)"},{"issue":"2","key":"506_CR3","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: Simplescalar: An infrastructure for computer system modeling. Computer 35(2), 59\u201367 (2002)","journal-title":"Computer"},{"key":"506_CR4","unstructured":"Barnes, L.: Performance modeling and analysis at amd: A guided tour. In: IEEE International Symposium on Performance Analysis of Systems and Software (2007)"},{"key":"506_CR5","unstructured":"Bellard, F.: Qemu, a fast and portable dynamic translator., In: USENIX annual technical conference, FREENIX Track, Vol.\u00a041, Califor-nia, USA, p.\u00a046 (2005)"},{"issue":"2","key":"506_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. news 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. news"},{"key":"506_CR7","unstructured":"Bullich, A., Briday, M., B\u00e9chennec, J.-L., Trinquet, Y.: A compiled cycle accurate simulation for hardware architecture. In: 5th International Conference on Advances in System Simulation-SIMUL 2013, pp. 213\u2013225 (2013)"},{"key":"506_CR8","doi-asserted-by":"publisher","unstructured":"Bungale, P.P., Luk, C.-K.: Pinos: a programmable framework for whole-system dynamic instrumentation. In: Proceedings of the 3rd International Conference on Virtual Execution Environments, VEE \u201907, Association for Computing Machinery, New York, NY, USA, p. 137-147 (2007). https:\/\/doi.org\/10.1145\/1254810.1254830","DOI":"10.1145\/1254810.1254830"},{"key":"506_CR9","doi-asserted-by":"crossref","unstructured":"Chen, W., Lu, H., Shen, L., Wang, Z., Xiao, N.: Dbtim: An advanced hardware assisted full virtualization architecture. In: 2008 IEEE\/IFIP International Conference on Embedded and Ubiquitous Computing, Vol.\u00a02, IEEE, pp. 399\u2013404 (2008)","DOI":"10.1109\/EUC.2008.95"},{"issue":"02","key":"506_CR10","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/40.671403","volume":"18","author":"A Chernoff","year":"1998","unstructured":"Chernoff, A., Herdeg, M., Hookway, R., Reeve, C., Rubin, N., Tye, T., Yadavalli, S.B., Yates, J.: Fx!32: A profile-directed binary translator. IEEE Micro 18(02), 56\u201364 (1998)","journal-title":"IEEE Micro"},{"key":"506_CR11","unstructured":"Chipounov, V., Candea, G.: Dynamically translating x86 to llvm using qemu (2010)"},{"key":"506_CR12","unstructured":"Cloutier, M.: Vmware virtualiztion and software development (2008)"},{"key":"506_CR13","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1109\/CGO.2017.7863741","volume":"2017","author":"EG Cota","year":"2017","unstructured":"Cota, E.G., Bonzini, P., Benn\u00e9e, A., Carloni, L.P.: Cross-isa machine emulation for multicores, in. IEEE\/ACM Int. Symp. Code Generation Optimization (CGO) 2017, 210\u2013220 (2017). https:\/\/doi.org\/10.1109\/CGO.2017.7863741","journal-title":"IEEE\/ACM Int. Symp. Code Generation Optimization (CGO)"},{"key":"506_CR14","unstructured":"Developers, T.Q.P.: Tcg intermediate representation, https:\/\/www.qemu.org\/docs\/master\/devel\/tcg-ops.html#tcg-intermediate-representation, accessed on: April 4, 2024. (2025)"},{"issue":"6","key":"506_CR15","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1109\/12.931892","volume":"50","author":"K Ebcioglu","year":"2001","unstructured":"Ebcioglu, K., Altman, E., Gschwind, M., Sathaye, S.: Dynamic binary translation and optimization. IEEE Trans. Comput. 50(6), 529\u2013548 (2001)","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"506_CR16","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/79.826411","volume":"17","author":"J Eyre","year":"2000","unstructured":"Eyre, J., Bier, J.: The evolution of dsp processors. IEEE Signal Process. Mag. 17(2), 43\u201351 (2000)","journal-title":"IEEE Signal Process. Mag."},{"key":"506_CR17","doi-asserted-by":"crossref","unstructured":"Fisher, J.A.: Very long instruction word architectures and the eli-512. In: Proceedings of the 10th annual international symposium on Computer architecture, pp. 140\u2013150 (1983)","DOI":"10.1145\/800046.801649"},{"key":"506_CR18","doi-asserted-by":"crossref","unstructured":"Fummi, F., Quaglia, D., Stefanni, F.: A systemc-based framework for modeling and simulation of networked embedded systems. In: 2008 Forum on Specification. Verification and Design Languages, IEEE, pp. 49\u201354 (2008)","DOI":"10.1109\/FDL.2008.4641420"},{"key":"506_CR19","unstructured":"Gal-On, S., Levy, M.: Exploring coremark a benchmark maximizing simplicity and efficacy, The Embedded Microprocessor Benchmark Consortium (2012)"},{"key":"506_CR20","unstructured":"Gem5, O3cpu, https:\/\/www.gem5.org\/documentation\/general_docs\/cpu_models\/O3CPU, accessed on: January 16, 2025. (2025)"},{"key":"506_CR21","doi-asserted-by":"crossref","unstructured":"Kambe, T., Saituji, M.: A variable length vector pipeline architecture design methodology. In: 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, IEEE, pp. 665\u2013668 (2008)","DOI":"10.1109\/DSD.2008.17"},{"key":"506_CR22","unstructured":"Karaman, A.: Tcg continuous benchmarking, https:\/\/ahmedkrmn.github.io\/TCG-Continuous-Benchmarking\/Dissecting-QEMU-Into-Three-Main-Parts, accessed on: January 16, 2025. (2020)"},{"issue":"8","key":"506_CR23","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1016\/j.sysarc.2012.05.001","volume":"58","author":"R Kassem","year":"2012","unstructured":"Kassem, R., Briday, M., B\u00e9chennec, J.-L., Savaton, G., Trinquet, Y.: Harmless, a hardware architecture description language dedicated to real-time embedded system simulation. J. Syst. Archit. 58(8), 318\u2013337 (2012)","journal-title":"J. Syst. Archit."},{"key":"506_CR24","unstructured":"Kotlin: Coroutines-basics, https:\/\/kotlinlang.org\/docs\/coroutines-basics.html#your-first-coroutine, accessed on: April 4, 2024. (2022)"},{"key":"506_CR25","doi-asserted-by":"publisher","unstructured":"Li, Z., Kraemer, E.: Programming with concurrency: Threads, actors, and coroutines. In: 2013 IEEE International Symposium on Parallel & Distributed Processing. Workshops and Phd Forum, pp. 1304\u20131311 (2013). https:\/\/doi.org\/10.1109\/IPDPSW.2013.193","DOI":"10.1109\/IPDPSW.2013.193"},{"key":"506_CR26","unstructured":"Limited, S.: S2c-fpga-vu440, https:\/\/china.xilinx.com\/products\/boards-and-kits\/1-19fw9sf.html, accessed on: April 4, 2024. (2025)"},{"key":"506_CR27","doi-asserted-by":"crossref","unstructured":"Lin, H., Dong, Y., Chi, W., Wu, Z., Zeng, H.: Efficient dynamic binary translation with accumulative persistent code caching. In: 2022 IEEE 28th International Conference on Parallel and Distributed Systems (ICPADS), IEEE, pp. 458\u2013466 (2023)","DOI":"10.1109\/ICPADS56603.2022.00066"},{"key":"506_CR28","unstructured":"Lowe-Power, J., Ahmad, A.M., Akram, A., Alian, M., Amslinger, R., Andreozzi, M., Armejach, A., Asmussen, N., Beckmann, B., Bharadwaj, S. et\u00a0al.: The gem5 simulator: Version 20.0+, arXiv preprint arXiv:2007.03152 (2020)"},{"issue":"2","key":"506_CR29","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"PS Magnusson","year":"2002","unstructured":"Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A full system simulation platform. Computer 35(2), 50\u201358 (2002)","journal-title":"Computer"},{"key":"506_CR30","volume-title":"Very large instruction word architectures (vliw processors and trace scheduling","author":"B Mathew","year":"2001","unstructured":"Mathew, B.: Very large instruction word architectures (vliw processors and trace scheduling. CRC Press LLC, Computer Engineering Handbook (2001)"},{"key":"506_CR31","unstructured":"Opengroup (1997) Ucontext, https:\/\/pubs.opengroup.org\/onlinepubs\/7908799\/xsh\/ucontext.h.html, accessed on: April 4, 2024"},{"key":"506_CR32","unstructured":"Owent (2019a) Cross-platform coroutine library- libcopp synopsis, https:\/\/owent.net\/2019\/1912.html, accessed on: April 4, 2024"},{"key":"506_CR33","unstructured":"Owent (2019b) C++20 coroutine performance test (comparison with libcopp\/libco\/libgo\/goroutine\/linux ucontext), https:\/\/owent.net\/2019\/1911.html, accessed on: April 4, 2024"},{"key":"506_CR34","doi-asserted-by":"crossref","unstructured":"Prikryl, Z.: Fast simulation of pipeline in asip simulators. In: 15th International Microprocessor Test and Verification Workshop. IEEE 2014, 10\u201315 (2014)","DOI":"10.1109\/MTV.2014.18"},{"key":"506_CR35","unstructured":"Probst, M.: Dynamic binary translation. In: UKUUG Linux Developer\u2019s Conference, Vol. 2002, (2002)"},{"issue":"12","key":"506_CR36","doi-asserted-by":"publisher","first-page":"2702","DOI":"10.7544\/issn1000-1239.2019.20190044","volume":"56","author":"Z Qianlong","year":"2019","unstructured":"Qianlong, Z., Rui, H., Sibo, Y., Boyan, Z., Lixin, Z.: The role of architecture simulators in the process of cpu design. J. Comput. Res. Dev. 56(12), 2702\u20132719 (2019). https:\/\/doi.org\/10.7544\/issn1000-1239.2019.20190044","journal-title":"J. Comput. Res. Dev."},{"key":"506_CR37","doi-asserted-by":"crossref","unstructured":"Qureshi, Y.M., Simon, W.A., Zapater, M., Atienza, D., Olcoz, K.: Gem5-x: A gem5-based system level simulation framework to optimize many-core platforms. In: 2019 Spring Simulation Conference (SpringSim). IEEE, pp. 1\u201312 (2019)","DOI":"10.23919\/SpringSim.2019.8732862"},{"issue":"1","key":"506_CR38","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1145\/356683.356687","volume":"9","author":"CV Ramamoorthy","year":"1977","unstructured":"Ramamoorthy, C.V., Li, H.F.: Pipeline architecture. ACM Comput. Surv. (CSUR) 9(1), 61\u2013102 (1977)","journal-title":"ACM Comput. Surv. (CSUR)"},{"key":"506_CR39","volume-title":"Improving Memory Forensics Capabilities on Apple M1 Computers","author":"RSM Rocha","year":"2022","unstructured":"Rocha, R.S.M.: Improving Memory Forensics Capabilities on Apple M1 Computers. Louisiana State University and Agricultural & Mechanical College (2022)"},{"issue":"10","key":"506_CR40","doi-asserted-by":"publisher","first-page":"1872","DOI":"10.1109\/TCAD.2018.2864288","volume":"38","author":"S Rokicki","year":"2019","unstructured":"Rokicki, S., Rohou, E., Derrien, S.: Hybrid-dbt: Hardware\/software dynamic binary translation targeting vliw. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 38(10), 1872\u20131885 (2019). https:\/\/doi.org\/10.1109\/TCAD.2018.2864288","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"506_CR41","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1186\/s13673-014-0018-6","volume":"5","author":"V Saravanan","year":"2015","unstructured":"Saravanan, V., Pralhaddas, K.D., Kothari, D.P., Woungang, I.: An optimizing pipeline stall reduction algorithm for power and performance on multi-core cpus. Human-centric Comput. Inf. Sci. 5, 1\u201313 (2015)","journal-title":"Human-centric Comput. Inf. Sci."},{"key":"506_CR42","unstructured":"Snyder, W., Wasson, P., Galbi, D.: Verilator, Direct search methods: then and now (2007)"},{"key":"506_CR43","unstructured":"Snyder, W.: Verilator: Speedy reference models, direct from rtl, Presentation to University of Massachusetts Amherst (2017)"},{"key":"506_CR44","unstructured":"Software, R.-V.: Spike risc-v isa simulator, https:\/\/github.com\/riscv-software-src\/riscv-isa-sim, accessed on: January 24, 2025. (2020)"},{"issue":"8","key":"506_CR45","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1145\/2038037.1941583","volume":"46","author":"Z Wang","year":"2011","unstructured":"Wang, Z., Liu, R., Chen, Y., Wu, X., Chen, H., Zhang, W., Zang, B.: Coremu: a scalable and portable parallel full-system emulator. SIGPLAN Not. 46(8), 213\u2013222 (2011). https:\/\/doi.org\/10.1145\/2038037.1941583","journal-title":"SIGPLAN Not."},{"key":"506_CR46","unstructured":"Xiang, G.: Research on memory simulation and optimizations in cmps [d]. hefei: University of science and technology of china, Ph.D. thesis, Hefei: University of Science and Technology of China (2007)"},{"key":"506_CR47","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1016\/j.simpat.2016.06.006","volume":"67","author":"L Yang","year":"2016","unstructured":"Yang, L., Wang, L., Zhang, X., Wang, D.: An approach to build cycle accurate full system vliw simulation platform. Simulation Modell. Practice Theory 67, 14\u201328 (2016)","journal-title":"Simulation Modell. Practice Theory"},{"issue":"1","key":"506_CR48","first-page":"68","volume":"30","author":"F-X Zhang","year":"2007","unstructured":"Zhang, F.-X., Zhang, L.-B., Hu, W.-W.: Sim-godson: A godson processor simulator based on simplescalar. Chinese J. Comput. Chinese Edition 30(1), 68 (2007)","journal-title":"Chinese J. Comput. Chinese Edition"}],"container-title":["Automated Software Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10515-025-00506-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10515-025-00506-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10515-025-00506-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T01:02:09Z","timestamp":1757552529000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10515-025-00506-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,5]]},"references-count":48,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,11]]}},"alternative-id":["506"],"URL":"https:\/\/doi.org\/10.1007\/s10515-025-00506-8","relation":{},"ISSN":["0928-8910","1573-7535"],"issn-type":[{"type":"print","value":"0928-8910"},{"type":"electronic","value":"1573-7535"}],"subject":[],"published":{"date-parts":[[2025,4,5]]},"assertion":[{"value":"22 June 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 March 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 April 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"During the preparation of this work the authors used ChatGPT4 in order to translate text into English. After using this tool, the authors reviewed and edited the content as needed and take full responsibility for the content of the publication.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declaration of Generative AI and AI\u2011assisted technologies in the writing process"}}],"article-number":"36"}}