{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T17:21:52Z","timestamp":1778088112619,"version":"3.51.4"},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2013,6,8]],"date-time":"2013-06-08T00:00:00Z","timestamp":1370649600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Cluster Comput"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1007\/s10586-013-0280-9","type":"journal-article","created":{"date-parts":[[2013,6,7]],"date-time":"2013-06-07T14:57:27Z","timestamp":1370617047000},"page":"339-348","source":"Crossref","is-referenced-by-count":38,"title":["Direct GPU\/FPGA communication Via PCI express"],"prefix":"10.1007","volume":"17","author":[{"given":"Ray","family":"Bittner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Ruf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Forin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,6,8]]},"reference":[{"key":"280_CR1","volume-title":"22nd International Conference on Field Programmable Logic and Applications","author":"R. Bittner","year":"2012","unstructured":"Bittner, R.: Speedy bus mastering PCI express. In: 22nd International Conference on Field Programmable Logic and Applications (2012)"},{"key":"280_CR2","unstructured":"Goldhammer, A., Ayer, J. Jr.: Understanding performance of PCI express systems. Xilinx WP350 (Sept. 2008)"},{"key":"280_CR3","unstructured":"Khronos Group: OpenCL: the open standard for parallel programming of heterogeneous systems. Available at: http:\/\/www.khronos.org\/opencl\/"},{"key":"280_CR4","unstructured":"Khronos Group: OpenCL API registry. Available at: http:\/\/www.khronos.org\/registry\/cl"},{"key":"280_CR5","unstructured":"Microsoft Corporation: \u201cDirectCompute\u201d. Available at: http:\/\/blogs.msdn.com\/b\/chuckw\/archive\/2010\/07\/14\/\/directxompute.aspx"},{"key":"280_CR6","unstructured":"nVidia Corporation: nVidia CUDA API reference manual, version 4.1. Available at: http:\/\/ww.nvidia.com\/CUDA"},{"key":"280_CR7","unstructured":"nVidia Corporation: nVidia CUDA C programming guide, version 4.1. Available at: http:\/\/ww.nvidia.com\/CUDA"},{"key":"280_CR8","unstructured":"PCI express base specification, PCI SIG: Available at http:\/\/www.pcisig.com\/specifications\/pciexpress"},{"key":"280_CR9","volume-title":"Proceedings of the Conference on High Performance Graphics","author":"T. Whitted","year":"2009","unstructured":"Whitted, T., Kajiya, J., Ruf, E., Bittner, R.: Embedded function composition. In: Proceedings of the Conference on High Performance Graphics (2009)"},{"key":"280_CR10","unstructured":"PLDA Corporation: http:\/\/www.plda.com\/prodetail.php?pid=175"},{"key":"280_CR11","unstructured":"Xilinx Corporation: PCI express. Available at: http:\/\/www.xilinx.com\/technology\/protocols\/pciexpress.htm"},{"key":"280_CR12","unstructured":"nVidia GPUDirect: http:\/\/developer.nvidia.com\/gpudirect"},{"key":"280_CR13","volume-title":"International Conference on Field Programmable Logic and Applications, August","author":"J. Oberg","year":"2012","unstructured":"Oberg, J., Eguro, K., Bittner, R., Forin, A.: Random decision tree body part recognition using FPGAs. In: International Conference on Field Programmable Logic and Applications, August (2012)"},{"key":"280_CR14","volume-title":"21st International Symposium on Field Programmable Gate Arrays (FPGA\u201913)","author":"B. Silva da","year":"2013","unstructured":"da Silva, B., Braeken, A., D\u2019Hollander, E., Touhafi, A., Cornelis, J.G., Lemiere, J.: Performance and toolchain of a combined GPU\/FPGA desktop. In: 21st International Symposium on Field Programmable Gate Arrays (FPGA\u201913), Monterey, CA, February (2013)"},{"key":"280_CR15","volume-title":"Proceeding of the Third Workshop on Communication Architecture for Scalable Systems","author":"D. Rossetti","year":"2013","unstructured":"Rossetti, D., et al.: GPU peer-to-peer techniques applied to a cluster interconnect. In: Proceeding of the Third Workshop on Communication Architecture for Scalable Systems (2013)"}],"container-title":["Cluster Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-013-0280-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10586-013-0280-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-013-0280-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T14:40:17Z","timestamp":1559227217000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10586-013-0280-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,8]]},"references-count":15,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,6]]}},"alternative-id":["280"],"URL":"https:\/\/doi.org\/10.1007\/s10586-013-0280-9","relation":{},"ISSN":["1386-7857","1573-7543"],"issn-type":[{"value":"1386-7857","type":"print"},{"value":"1573-7543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6,8]]}}}