{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T00:02:13Z","timestamp":1767916933283,"version":"3.49.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T00:00:00Z","timestamp":1497916800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Cluster Comput"],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1007\/s10586-017-0979-0","type":"journal-article","created":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T04:48:29Z","timestamp":1497934109000},"page":"177-187","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":21,"title":["GALS implementation of randomly prioritized buffer-less routing architecture for 3D NoC"],"prefix":"10.1007","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6290-6770","authenticated-orcid":false,"given":"A.","family":"Karthikeyan","sequence":"first","affiliation":[]},{"given":"P. Senthil","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,6,20]]},"reference":[{"key":"979_CR1","doi-asserted-by":"crossref","unstructured":"Dally, W. J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th Design Automation Conference, pp. 684\u2013689, Las Vegas, Nev, USA, June 2001","DOI":"10.1109\/DAC.2001.935594"},{"issue":"1","key":"979_CR2","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on chips: a new SoC paradigm. Computer 35(1), 70\u201378 (2002)","journal-title":"Computer"},{"key":"979_CR3","doi-asserted-by":"publisher","unstructured":"Yaghini, P. M., Eghbal, A., Bagherzadeh, N.: A GALS router for asynchronous network-on-chip. In: Proceedings of International Workshop on Manycore Embedded Systems\u00a0(MES \u201914). ACM, New York, NY, USA. (2014). doi: 10.1145\/2613908.2613918","DOI":"10.1145\/2613908.2613918"},{"key":"979_CR4","doi-asserted-by":"publisher","unstructured":"Modular asynchronous network-on-chip: Application to GALS Systems Rapid Prototyping. In: Proceedings of IFIP TC 10, WG 10.5, 13th International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2005), Perth, Australia, Springer US, 17\u201319 Oct 2005. doi: 10.1007\/978-0-387-73661-7_13","DOI":"10.1007\/978-0-387-73661-7_13"},{"key":"979_CR5","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1145\/2043643.2043647","volume":"7","author":"LA Plana","year":"2011","unstructured":"Plana, L.A., Clark, D., Davidson, S., Furber, S., Garside, J., Painkras, E., Pepper, J., Temple, S.: SpiNNaker: design and implementation of a GALS Multicore System-on-Chip. J. Emerg. Technol. Comput. Syst. 7, 18 (2011)","journal-title":"J. Emerg. Technol. Comput. Syst."},{"key":"979_CR6","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1016\/j.compeleceng.2017.03.006","volume":"59","author":"A Karthikeyan","year":"2017","unstructured":"Karthikeyan, A., Senthil Kumar, P.: Randomly prioritized buffer-less routing architecture for 3D Network on Chip. Comput. Elect. Eng. 59, 39\u201350 (2017). doi: 10.1016\/j.compeleceng.2017.03.006","journal-title":"Comput. Elect. Eng."},{"key":"979_CR7","unstructured":"Moraes, F.G., Mello, A., M\u00f6ller, L., Ost, L., Calazans, N.L.V.: A low area overhead packet-switched network on chip: architecture and prototyping. In: Proceedings of the IFIP\/IEEE International Conference Very Large Scale Integration. (VLSI-SOC), pp. 318\u2013323, Dec 2003"},{"key":"979_CR8","doi-asserted-by":"crossref","unstructured":"Beigne, E., Clermidy, F., Vivet, P., Clouard, A., Renaudin, M.: An asynchronous NOC architecture providing low latency service and its multi-level design framework. In: Proceedings of the 11th IEEE International Symposium Asynchronous Circuits System (ASYNC), pp. 54\u201363, Mar 2005","DOI":"10.1109\/ASYNC.2005.10"},{"key":"979_CR9","doi-asserted-by":"crossref","unstructured":"Dall\u2019Osso, M., Biccari, G., Giovannini, L., Bertozzi, D., Benini, L: Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs. In: Proceedings of the IEEE 30th International Conference Computer Design (ICCD), pp. 45\u201348, Sept 2012","DOI":"10.1109\/ICCD.2012.6378615"},{"key":"979_CR10","unstructured":"Dobkin, R., Vishnyakov, V., Friedman, E., Ginosar, R.: An asynchronous router for multiple service levels networks on chip. In: Proceedings of the 11th IEEE International Symposium Asynchronus Circuits System (ASYNC), pp. 44\u201353, Mar 2005"},{"key":"979_CR11","doi-asserted-by":"crossref","unstructured":"Felicijan, T., Furber, S.B.: An asynchronous on-chip network router with quality-of-service (QoS) support. In: Proceedings of the IEEE International System-Chip Conference (SOCC), pp. 274\u2013277, Sept 2004","DOI":"10.1109\/SOCC.2004.1362432"},{"key":"979_CR12","doi-asserted-by":"crossref","unstructured":"Wolkotte, P.T., Smit, G.J.M., Rauwerda, G.K., Smit, L.T.: An energy-efficient reconfigurable circuit-switched network-on-chip. In: Proceedings of the 19th IEEE International Parallel Distributed Processing Symposium (IPDPS), p. 155a, Apr 2005","DOI":"10.1109\/IPDPS.2005.95"},{"key":"979_CR13","doi-asserted-by":"crossref","unstructured":"Wiklund, D., Liu, D.: SoCBUS: Switched network on chip for hard real time embedded systems. In: Proceedings of the International Parallel and Distributed Processing Symposium, p. 78a, Apr 2003","DOI":"10.1109\/IPDPS.2003.1213180"},{"key":"979_CR14","doi-asserted-by":"crossref","unstructured":"Modarressi, M., Sbazi-Azad, H., Arjomand, M.: A hybrid packetcircuit switched on-chip network based on SDM. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp. 566\u2013569, Apr 2009","DOI":"10.1109\/DATE.2009.5090728"},{"key":"979_CR15","doi-asserted-by":"crossref","unstructured":"Chen, C., Enachescu, M., Cotofana, S.D.: Enabling vertical wormhole switching in 3D NoC-Bus hybrid systems. In: Proceedings of the 2015 Design, Automation and Test in Europe Conference and Exhibition. Nebel, W. (ed.). Piscataway, NJ, USA: IEEE, pp. 507\u20135126, 2015","DOI":"10.7873\/DATE.2015.0961"},{"key":"979_CR16","doi-asserted-by":"crossref","unstructured":"Kasapaki, E., Schoeberl, M., S\u00f8rensen, R.B.: Argo: a real-time network-on-chip architecture with an efficient GALS implementation. In: IEEE Transactions on VLSI Systems, vol. 24, Feb 2016","DOI":"10.1109\/TVLSI.2015.2405614"},{"issue":"7","key":"979_CR17","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1016\/j.sysarc.2014.05.002","volume":"60","author":"LS Indrusiak","year":"2014","unstructured":"Indrusiak, L.S.: End-to-end schedulability tests for multiprocessor embedded systems based on networks-on-chip with priority-preemptive arbitration. J. Syst. Archit. 60(7), 553\u2013561 (2014)","journal-title":"J. Syst. Archit."},{"key":"979_CR18","doi-asserted-by":"crossref","unstructured":"Qian, Y., Lu, Z., Dou, Q.: QoS scheduling for NoCs: Strict priority queuing versus weighted round robin. In Proceedings of the IEEE International Conference of Computer Design (ICCD), pp. 52\u201359, Oct 2010","DOI":"10.1109\/ICCD.2010.5647577"},{"key":"979_CR19","doi-asserted-by":"crossref","unstructured":"Wu, C., Li, Y., Chai, S., Yang, Z.: Lottery router: a customized arbitral priority NOC router. In: Proceedings of the IEEE International Conference on Computer Science and Software Engineering, 2008","DOI":"10.1109\/CSSE.2008.945"},{"issue":"2","key":"979_CR20","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1049\/ip-cdt:20045093","volume":"152","author":"M Amde","year":"2005","unstructured":"Amde, M., Felicijan, T., Efthymiou, A., Edwards, D., Lavagno, L.: Asynchronous on-chip networks. IEEE Proc. Comp. Digit. Tech. 152(2), 273\u2013285 (2005)","journal-title":"IEEE Proc. Comp. Digit. Tech."},{"issue":"1","key":"979_CR21","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/5.362752","volume":"83","author":"S Hauck","year":"1995","unstructured":"Hauck, S.: Asynchronous design methodologies: an overview. Proc. IEEE 83(1), 69\u201393 (1995)","journal-title":"Proc. IEEE"},{"key":"979_CR22","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3385-3","volume-title":"Principles of Asynchronous Circuit Design: A Systems perspective","author":"J Sparso","year":"2001","unstructured":"Sparso, J., Furber, S.: Principles of Asynchronous Circuit Design: A Systems perspective. Kluwer Academic Publishers, London (2001)"},{"key":"979_CR23","unstructured":"Pontes, J.J.H.; Moreira, M.T.; Moraes, F.G.; Calazans, N.L.V., Hermes, A.: An asynchronous NoC router with distributed routing. In: International Workshop on Power and Timing Modelling, Optimization and Simulation (PATMOS\u201910), LNCS, 6448, Grenoble, pp. 150\u2013159, 2010"},{"key":"979_CR24","unstructured":"Chapiro, D.M.: Globally-asynchronous locally synchronous systems. PhD Thesis, Stanford University, 1984, p. 134"},{"key":"979_CR25","doi-asserted-by":"crossref","unstructured":"Gill, G., Attarde, S.S., Lacourba, G., Nowick, S.M.: A low-latency adaptive asynchronous interconnection network using Bi-Modal Router Nodes. In: Fifth ACM\/IEEE International Symposium of Networks-on-Chip (NOCS\u201911), pp. 192\u2013200, 2011","DOI":"10.1145\/1999946.1999977"},{"key":"979_CR26","doi-asserted-by":"crossref","unstructured":"Gebhardt, D., You, J., Stevens, K. S.: Comparing Energy and Latency of synchronous and Synchronous NoCs for Embedded SoCs\u201d. In: Fourth ACM\/IEEE International Symposium of Networks-on-Chip (NOCS\u201910), pp. 115\u2013122, 2010","DOI":"10.1109\/NOCS.2010.21"},{"key":"979_CR27","doi-asserted-by":"crossref","unstructured":"Bjerregaard, T., Sparso, J.: A Router Architecture for Connection-Oriented Service Guarantees in the Mango Clockless Network-on-Chip. In: Design, Automation and Test in Europe Conference and Exhibition (DATE\u201905), pp. 1226\u20131231, 2005","DOI":"10.1109\/DATE.2005.36"},{"key":"979_CR28","volume-title":"Modified Quadrant-Based Routing Algorithm for 3D Torus Network-on-Chip Architecture","author":"MR Ansari","year":"2016","unstructured":"Ansari, M.R., Khan, M.A.: Modified Quadrant-Based Routing Algorithm for 3D Torus Network-on-Chip Architecture. Elsevier, Amsterdam (2016)"}],"container-title":["Cluster Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10586-017-0979-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-017-0979-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-017-0979-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,26]],"date-time":"2019-09-26T05:45:34Z","timestamp":1569476734000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10586-017-0979-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,20]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,3]]}},"alternative-id":["979"],"URL":"https:\/\/doi.org\/10.1007\/s10586-017-0979-0","relation":{},"ISSN":["1386-7857","1573-7543"],"issn-type":[{"value":"1386-7857","type":"print"},{"value":"1573-7543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6,20]]}}}