{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:19:40Z","timestamp":1740122380319,"version":"3.37.3"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2018,2,16]],"date-time":"2018-02-16T00:00:00Z","timestamp":1518739200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST104-2221-E-035-005-","MOST 105-2221-E-035-062 -"],"award-info":[{"award-number":["MOST104-2221-E-035-005-","MOST 105-2221-E-035-062 -"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Cluster Comput"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1007\/s10586-018-1947-z","type":"journal-article","created":{"date-parts":[[2018,2,16]],"date-time":"2018-02-16T08:43:49Z","timestamp":1518770629000},"page":"1521-1541","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Energy-efficient hybrid coherence protocol for multicore processors"],"prefix":"10.1007","volume":"21","author":[{"given":"Ching-Wen","family":"Chen","sequence":"first","affiliation":[]},{"given":"An","family":"Hsia","sequence":"additional","affiliation":[]},{"given":"Yong-Wei","family":"Zhan","sequence":"additional","affiliation":[]},{"given":"Tzong-Jye","family":"Liu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,2,16]]},"reference":[{"issue":"1","key":"1947_CR1","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/TC.2011.199","volume":"62","author":"K Yi","year":"2013","unstructured":"Yi, K., Ro, W.W., Gaudiot, J.-L.: Importance of coherence protocols with network applications on multicore processors. IEEE Trans. Comput. 62(1), 6\u201315 (2013)","journal-title":"IEEE Trans. Comput."},{"key":"1947_CR2","unstructured":"Sangeetha, P., Mythili, M.: Features of Intel Core i7 Processors. Int. J. Eng. Res. Gener. Sci. 3(2) (2015)"},{"key":"1947_CR3","doi-asserted-by":"crossref","unstructured":"Zebchuk, J., Srinivasan, V., Qureshi, M.K., Moshovos, A.: A tagless coherence directory. In: Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 423\u2013434 (2009)","DOI":"10.1145\/1669112.1669166"},{"issue":"12","key":"1947_CR4","doi-asserted-by":"publisher","first-page":"1779","DOI":"10.1109\/TPDS.2010.43","volume":"21","author":"A Ros","year":"2010","unstructured":"Ros, A., Acacio, M.E., Garcia, J.M.: A direct coherence protocol for many-core chip multiprocessors. IEEE Trans. Parallel Distrib. Syst. 21(12), 1779\u20131792 (2010)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"1947_CR5","doi-asserted-by":"crossref","unstructured":"Lotfi-Kamran, P., Ferdman, M., Crisan, D., Faksafi, B.: TurboTag lookup filtering to reduce coherence directory power. In: ACM\/IEEE International Symposium on Low-Power Electronics and Design, pp. 377\u2013382 (2010)","DOI":"10.1145\/1840845.1840929"},{"key":"1947_CR6","doi-asserted-by":"crossref","unstructured":"Weber, W., Gupta, A.: Analysis of cache invalidation patterns in multiprocessors. In: ASPLOS-III Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, vol. 17(2), pp. 243\u2013256 (1989)","DOI":"10.1145\/70082.68205"},{"issue":"1","key":"1947_CR7","first-page":"1","volume":"13","author":"Xiangrong Zhou","year":"2008","unstructured":"Zhou, X., Yu, C., Dash, A., Petrov, P.: Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors. In: ACM Transactions on Design Automation of Electronic Systems, vol. 13(1) (2008)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"1947_CR8","doi-asserted-by":"crossref","unstructured":"Ekman, M., Dahlgren, F., Stenstrom, P.: TLB and snoop energy-reduction using virtual caches in low-power chip-multiprocessors. In: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 243\u2013246 (2002)","DOI":"10.1109\/LPE.2002.146746"},{"key":"1947_CR9","doi-asserted-by":"crossref","unstructured":"Patel, A., Ghose, K.: Energy-efficient MESI cache coherence with pro-active snoop filtering for multicore multiprocessors. In: ACM\/IEEE International Symposium on Low Power Electronics and Design, pp. 11\u201313 (2008)","DOI":"10.1145\/1393921.1393988"},{"key":"1947_CR10","doi-asserted-by":"crossref","unstructured":"Bournoutian, G., Orailoglu, A.: Dynamic, multi-core cache coherence architecture for power-sensitive mobile processors. In: Proceedings of the Seventh IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, pp. 89\u201398 (2011)","DOI":"10.1145\/2039370.2039387"},{"key":"1947_CR11","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1016\/j.micpro.2015.11.004","volume":"40","author":"A Hsia","year":"2016","unstructured":"Hsia, A., Chen, C.-W., Liu, T.-J.: Energy-efficient synonym data detection and consistency for virtual cache. Microprocess. Microsyst. 40, 27\u201344 (2016)","journal-title":"Microprocess. Microsyst."},{"key":"1947_CR12","doi-asserted-by":"crossref","unstructured":"Zhan, D., Jiang, H., Seth, S.C.: STEM: spatiotemporal management of capacity for intra-core last level caches. In: 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 163\u2013174 (2010)","DOI":"10.1109\/MICRO.2010.31"},{"issue":"1","key":"1947_CR13","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1007\/s11227-011-0694-1","volume":"62","author":"C-W Chen","year":"2012","unstructured":"Chen, C.-W., Ku, C.-J.: A tagless cache design for power saving in embedded systems. J. Supercomput. 62(1), 174\u2013198 (2012)","journal-title":"J. Supercomput."},{"key":"1947_CR14","unstructured":"Gupta, A., Weber, W.-D., Mowry, T.: Reducing memory and traffic requirements for scalable directory-based cache coherence schemes. In: Proceeding of the International Conference on Parallel Processing, pp. 312\u2013321 (1990)"},{"key":"1947_CR15","unstructured":"Bianchini, R., Leblanc, T.J., Veenstra, J.: Eliminating useless messages in write-update protocols on scalable multiprocessors. Technical reports, University of Rochester (1994)"},{"issue":"2","key":"1947_CR16","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1145\/1151074.1151081","volume":"5","author":"Mirko Loghi","year":"2006","unstructured":"Loghi, M., Poncino, M., Benini, L.: Cache coherence tradeoffs in shared-memory MPSoCs. In: ACM Transactions on Embedded Computing Systems, vol. 5(2), pp. 383\u2013407 (2006)","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"1947_CR17","doi-asserted-by":"crossref","unstructured":"Papamarcos, M.S., Patel, J.H.: A low-overhead coherence solution for multiprocessors with private cache memories. In: Proceedings of the 11th Annual International Symposium on Computer Architecture, pp. 348\u2013354 (1984)","DOI":"10.1145\/800015.808204"},{"key":"1947_CR18","volume-title":"Parallel computer architecture: a hardware\/software approach","author":"DE Culler","year":"1997","unstructured":"Culler, D.E., Gupta, A., Singh, J.P.: Parallel computer architecture: a hardware\/software approach. Morgan Kaufmann Publishers Inc., San Francisco (1997)"},{"key":"1947_CR19","doi-asserted-by":"crossref","unstructured":"Li, J.-M., Yang, P., Ding, N., Guan, H., Zhang, J., Men, C., Wu, Y., Li, J., Wang, C.: A new kind of hybrid cache coherence protocol for multiprocessor with D-cache. In: International Conference on Future Computer Science and Education (ICFCSE), pp. 641\u2013645, (2011)","DOI":"10.1109\/ICFCSE.2011.160"},{"key":"1947_CR20","doi-asserted-by":"crossref","unstructured":"Patel, A., Ghose, K.: Energy-efficient MESI cache coherence with pro-active snoop filtering for multicore microprocessors. In: IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED), pp. 247\u2013252 (2008)","DOI":"10.1145\/1393921.1393988"},{"key":"1947_CR21","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1007\/978-3-642-24322-6_18","volume":"6161","author":"A Shafiee","year":"2012","unstructured":"Shafiee, A., Shahidi, N., Gainsaid, A.: Using partial tag comparison in low-power snoop-based chip multiprocessors. Lect. Notes Comput. Sci. 6161, 211\u2013221 (2012)","journal-title":"Lect. Notes Comput. Sci."},{"key":"1947_CR22","doi-asserted-by":"crossref","unstructured":"Moshovos, A., Memik, G., Choudhary, A., Falsafi, B.: JETTY: filtering snoops for reduced energy consumption in SMP servers. In: The proceedings of the 7th International Symposium on High-Performance Computer Architecture, pp. 85\u201396 (2001)","DOI":"10.1109\/HPCA.2001.903254"},{"key":"1947_CR23","doi-asserted-by":"crossref","unstructured":"Chaiken, D., Kubiatowicz, J., Agarwal, A.: LimitLESS directories: a scalable cache coherence scheme. In: The Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 224\u2013234 (1991)","DOI":"10.1145\/106972.106995"},{"key":"1947_CR24","doi-asserted-by":"crossref","unstructured":"Martin, M.M.K., Harper, P.J., Sorin, D.J., Hill, M.D., Wood, D.A.: Using destination-set prediction to improve the latency\/bandwidth tradeoff in shared-memory multiprocessors. In: The Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 206\u2013217 (2003)","DOI":"10.1145\/859618.859642"},{"issue":"3","key":"1947_CR25","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1016\/0167-739X(94)00067-O","volume":"11","author":"H Grahn","year":"1995","unstructured":"Grahn, H., Stenstr\u00f6m, P., Dubois, M.: Implementation and evaluation of update- based cache protocols under relaxed memory consistency models. Future Gener. Comput. Syst. 11(3), 247\u2013271 (1995)","journal-title":"Future Gener. Comput. Syst."},{"key":"1947_CR26","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1007\/3-540-58184-7_115","volume":"817","author":"H Nilsson","year":"1994","unstructured":"Nilsson, H., Stenstr\u00f6m, P.: An adaptive update-based cache coherence protocol for reduction of miss rate and traffic. PARLE\u201994 Parallel Archit. Lang. Europe 817, 363\u2013374 (1994)","journal-title":"PARLE\u201994 Parallel Archit. Lang. Europe"},{"issue":"3","key":"1947_CR27","first-page":"45","volume":"47","author":"H Chtioui","year":"2012","unstructured":"Chtioui, H., Lamih, S.N., Ben-Atitallah, R., Zahran, M., Dekeyser, J.L., Abid, M.: A dynamic hybrid cache coherency protocol for shared-memory MPSoC architectures. Int. J. Comput. Appl. 47(3), 45\u201350 (2012)","journal-title":"Int. J. Comput. Appl."},{"issue":"2","key":"1947_CR28","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"PS Magnusson","year":"2002","unstructured":"Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: a full system simulation platform. IEEE Comput. 35(2), 50\u201358 (2002)","journal-title":"IEEE Comput."},{"key":"1947_CR29","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: characterization and methodological considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA \u201895), pp. 24\u201336 (1995)","DOI":"10.1145\/223982.223990"},{"key":"1947_CR30","unstructured":"Thoziyoor, S., Muralimanohar, N., Ahn, J.H., Jouppi, N.P.: CACTI 5.1. Technical reports. HP Laboratories, Palo Alto (2008)"},{"key":"1947_CR31","doi-asserted-by":"crossref","unstructured":"Blelloch, G.E., Leiserson, C.E., Maggs, B.M., Plaxton, C.G., Smith, S.J., Zagha, M.: A comparison of sorting algorithms for the connection machine CM-2. In: Proceedings of the Symposium on Parallel Algorithms and Architectures, pp. 3\u201316 (1991)","DOI":"10.1145\/113379.113380"},{"issue":"1","key":"1947_CR32","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1007\/BF00162341","volume":"4","author":"DH Bailey","year":"1990","unstructured":"Bailey, D.H.: FFT\u2019s in external or hierarchical memory. J. Supercomput. 4(1), 23\u201335 (1990)","journal-title":"J. Supercomput."}],"container-title":["Cluster Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10586-018-1947-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-018-1947-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-018-1947-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T23:05:59Z","timestamp":1570748759000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10586-018-1947-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,16]]},"references-count":32,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018,9]]}},"alternative-id":["1947"],"URL":"https:\/\/doi.org\/10.1007\/s10586-018-1947-z","relation":{},"ISSN":["1386-7857","1573-7543"],"issn-type":[{"type":"print","value":"1386-7857"},{"type":"electronic","value":"1573-7543"}],"subject":[],"published":{"date-parts":[[2018,2,16]]},"assertion":[{"value":"14 August 2016","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 January 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 January 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 February 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}