{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:29:56Z","timestamp":1774715396459,"version":"3.50.1"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"S6","license":[{"start":{"date-parts":[[2018,2,24]],"date-time":"2018-02-24T00:00:00Z","timestamp":1519430400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Cluster Comput"],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1007\/s10586-018-2092-4","type":"journal-article","created":{"date-parts":[[2018,2,24]],"date-time":"2018-02-24T09:15:55Z","timestamp":1519463755000},"page":"13773-13783","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Systolic array multiplier for augmenting data center networks communication link"],"prefix":"10.1007","volume":"22","author":[{"given":"S.","family":"Subathradevi","sequence":"first","affiliation":[]},{"given":"C.","family":"Vennila","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,2,24]]},"reference":[{"key":"2092_CR1","volume-title":"Application Specific Integrated Circuits","author":"MJS Smith","year":"2006","unstructured":"Smith, M.J.S.: Application Specific Integrated Circuits, 3rd edn. Pearson Education Inc, Reading, MA (2006)","edition":"3"},{"key":"2092_CR2","volume-title":"VLSI digital signal processing systems design and implementation","author":"KK Parhi","year":"1999","unstructured":"Parhi, K.K.: VLSI digital signal processing systems design and implementation, 2nd edn. Weily, New York (1999)","edition":"2"},{"key":"2092_CR3","volume-title":"Introduction to VLSI Circuits and Systems","author":"JP Uyemura","year":"2012","unstructured":"Uyemura, J.P.: Introduction to VLSI Circuits and Systems. Wiley, New York (2012)"},{"key":"2092_CR4","unstructured":"Ramkumar, B., Sreedeep, V., Kittur, H.M.: A design technique for faster Dadda multiplier. IEEE Member (2011)"},{"issue":"3","key":"2092_CR5","doi-asserted-by":"publisher","first-page":"424","DOI":"10.1109\/12.21128","volume":"38","author":"BP Sinha","year":"1989","unstructured":"Sinha, B.P., Srimani, P.K.: Fast parallel algorithms for binary multiplication and their implementation on systolic architectures. IEEE Trans. Comput. 38(3), 424\u2013431 (1989)","journal-title":"IEEE Trans. Comput."},{"key":"2092_CR6","unstructured":"Uyemmura: Digitla Circuits, 2nd edn. Prentice Hall, Upper Saddle River (1998)"},{"issue":"3","key":"2092_CR7","first-page":"46","volume":"8","author":"MM Azadfar","year":"2008","unstructured":"Azadfar, M.M.: Implementation of a optimized systolic array architecture for FSBMA using FPGA for real-time applications. Int. J. Comput. Sci. Netw. Secur. 8(3), 46\u201351 (2008)","journal-title":"Int. J. Comput. Sci. Netw. Secur."},{"key":"2092_CR8","doi-asserted-by":"crossref","unstructured":"Qasim, S.M., Abbasi, S.A., Almashary, B.: A proposed FPGA-based parallel architecture for matrix multiplication. In: IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp. 1763\u20131766 (2008)","DOI":"10.1109\/APCCAS.2008.4746382"},{"issue":"1","key":"2092_CR9","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/MC.1982.1653825","volume":"15","author":"HT Kung","year":"1982","unstructured":"Kung, H.T.: why systolic architecture? IEEE Comput. 15(1), 37\u201346 (1982)","journal-title":"IEEE Comput."},{"key":"2092_CR10","unstructured":"Sidhu, H.H.S.: Design and implementation modified booth algorithm and systolic multiplier using FPGA. Int. J. Eng. Res. Technol. (IJERT) 2(11) (2013)"},{"issue":"11","key":"2092_CR11","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/2.241423","volume":"26","author":"K.T. Johnson","year":"1993","unstructured":"Johnson, K.T., Hurson, A.R.: General Purpose Systolic Arrays. Pennsylvania State University, State College (1993)","journal-title":"Computer"},{"key":"2092_CR12","doi-asserted-by":"publisher","first-page":"230","DOI":"10.1155\/2011\/127147","volume":"2","author":"G Perin","year":"2011","unstructured":"Perin, G., Mesquita, D.G., Martins, J.B.: Montgomery modular multiplication on reconfigurable hardware: systolic versus multiplexed implementation. Int. J. Reconfig. Comput. 2, 230\u2013240 (2011). \nhttps:\/\/doi.org\/10.1155\/2011\/127147","journal-title":"Int. J. Reconfig. Comput."},{"key":"2092_CR13","volume-title":"VLSI Array Processors","author":"SY Kung","year":"1988","unstructured":"Kung, S.Y.: VLSI Array Processors, 2nd edn. Prentice-Hall, Upper Saddle River (1988)","edition":"2"},{"key":"2092_CR14","first-page":"341","volume":"15","author":"HT Kung","year":"1989","unstructured":"Kung, H.T.: Why systolic architectures? IEEE Commun. Syst. 15, 341\u2013349 (1989)","journal-title":"IEEE Commun. Syst."},{"key":"2092_CR15","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/MC.1982.1653825","volume":"15","author":"HT Kung","year":"1982","unstructured":"Kung, H.T.: Why systolic architectures? IEEE Comput. 15, 23\u201331 (1982)","journal-title":"IEEE Comput."},{"key":"2092_CR16","doi-asserted-by":"publisher","first-page":"603","DOI":"10.1109\/TC.1987.1676945","volume":"C-36","author":"HT Kung","year":"1987","unstructured":"Kung, H.T., Lo, S.C., Lewis, P.A.: Optimal systolic design for the transitive closure and the shortest path problems. IEEE Tans. Comput. C-36, 603\u2013614 (1987)","journal-title":"IEEE Tans. Comput."},{"issue":"6","key":"2092_CR17","first-page":"669","volume":"2","author":"R Smith","year":"1901","unstructured":"Smith, R., Sobelman, G.: Simulation-based design of programmable systolic arrays. Comput. Aided Des. 2(6), 669\u2013675 (1901)","journal-title":"Comput. Aided Des."},{"key":"2092_CR18","volume-title":"Fundamentals of Digital Circuits","author":"A Kumar","year":"2003","unstructured":"Kumar, A.: Fundamentals of Digital Circuits, 2nd edn. Prentice Hall, India Publication, New Delhi (2003)","edition":"2"},{"issue":"2","key":"2092_CR19","first-page":"90","volume":"3","author":"E Agrawal","year":"2013","unstructured":"Agrawal, E.: Systolic and semisystolic multiplier. Int. J. Electron. Commun. Eng. 3(2), 90\u201393 (2013)","journal-title":"Int. J. Electron. Commun. Eng."},{"issue":"3","key":"2092_CR20","first-page":"43","volume":"5","author":"V Sruthikeerthana","year":"2016","unstructured":"Sruthikeerthana, V., Pavithra, S.: Design of the add multiply operator using modified booth recorder. Int. J. Sci. Res. 5(3), 43\u201355 (2016)","journal-title":"Int. J. Sci. Res."},{"issue":"2","key":"2092_CR21","first-page":"312","volume":"139","author":"J Arechabala","year":"1992","unstructured":"Arechabala, J., Boemo, E.I., Meneses, J., Moreno, F., Barrio, L.: Full systolic binary multiplier. IEEE Proc G 139(2), 312\u2013321 (1992)","journal-title":"IEEE Proc G"},{"issue":"11","key":"2092_CR22","first-page":"241","volume":"3","author":"KD Singh","year":"2014","unstructured":"Singh, K.D., Jyothi, K.: Design and implementation of VLSI 8-bit systolic array multiplier. Int. J. Adv. Res. Electr. Electron. Instrum. Eng. 3(11), 241\u2013249 (2014)","journal-title":"Int. J. Adv. Res. Electr. Electron. Instrum. Eng."},{"issue":"5","key":"2092_CR23","first-page":"124","volume":"4","author":"PH Langade","year":"2015","unstructured":"Langade, P.H., Patil, S.B.: A survey on systolic array multiplier and its implementation on FPGA. Int. J. Adv. Res. Electron. Commun. Eng. (IJARECE) 4(5), 124\u2013131 (2015)","journal-title":"Int. J. Adv. Res. Electron. Commun. Eng. (IJARECE)"},{"issue":"23","key":"2092_CR24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.17485\/ijst\/2015\/v8i23\/85354","volume":"8","author":"S Subathradevi","year":"2015","unstructured":"Subathradevi, S., Vennila, C.: Modified architecture for binary array multiplier with reduced delay using tristate buffers. Indian J. Sci. Technol. 8(23), 1\u20134 (2015)","journal-title":"Indian J. Sci. Technol."},{"issue":"9","key":"2092_CR25","first-page":"102","volume":"2","author":"KG Krishna","year":"2013","unstructured":"Krishna, K.G., Santhosh, B., Sridhar, V.: Design of wallace tree multiplier using compressors. Int. J. Eng. Sci. Res. Technol. 2(9), 102\u2013110 (2013)","journal-title":"Int. J. Eng. Sci. Res. Technol."},{"issue":"3","key":"2092_CR26","first-page":"156","volume":"2","author":"BK Saptalakar","year":"2013","unstructured":"Saptalakar, B.K., Kale, D., Rachannvar, M., Pavankumar, M.K.: Design and implementation of VLSI systolic array multiplier for DSP applications. Int. J. Sci. Eng. Technol. 2(3), 156\u2013167 (2013)","journal-title":"Int. J. Sci. Eng. Technol."},{"key":"2092_CR27","unstructured":"Kumar, K.G., Prasannam, J. D., Christy, M.A.: Analysis of low power, area and high speed multipliers for DSP applications. Int. J. Emerg. Technol. Adv. Eng. 4(3) (2014)"},{"issue":"4","key":"2092_CR28","doi-asserted-by":"publisher","first-page":"570","DOI":"10.4218\/etrij.17.0116.0770","volume":"39","author":"SE Mathe","year":"2017","unstructured":"Mathe, S.E., Boppana, L.: Low-power and low-hardware bit-parallel polynomial basis systolic multiplier over GF (2m) for irreducible polynomials. ETRI J. 39(4), 570\u2013581 (2017)","journal-title":"ETRI J."},{"issue":"6","key":"2092_CR29","first-page":"830","volume":"3","author":"PH Langade","year":"2015","unstructured":"Langade, P.H., Patil, S.B.: Design of improved systolic array multiplier and its implementation on FPGA. Int. J. Eng. Res. General Sci. 3(6), 830\u2013838 (2015)","journal-title":"Int. J. Eng. Res. General Sci."},{"key":"2092_CR30","doi-asserted-by":"publisher","first-page":"356","DOI":"10.1109\/TPAMI.1979.4766944","volume":"1","author":"AK Jain","year":"1979","unstructured":"Jain, A.K.: A sinusoidal family of unitary transforms. IEEE Trans. Pattern Mach. Intell. 1, 356\u2013365 (1979)","journal-title":"IEEE Trans. Pattern Mach. Intell."},{"key":"2092_CR31","volume-title":"Digital Computer Arithmetic Data Path Design Using Verilog HDL","author":"JE Stine","year":"1999","unstructured":"Stine, J.E.: Digital Computer Arithmetic Data Path Design Using Verilog HDL, 2nd edn. Weily, New York (1999)","edition":"2"}],"container-title":["Cluster Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10586-018-2092-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-018-2092-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-018-2092-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,26]],"date-time":"2019-11-26T07:04:09Z","timestamp":1574751849000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10586-018-2092-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,24]]},"references-count":31,"journal-issue":{"issue":"S6","published-print":{"date-parts":[[2019,11]]}},"alternative-id":["2092"],"URL":"https:\/\/doi.org\/10.1007\/s10586-018-2092-4","relation":{},"ISSN":["1386-7857","1573-7543"],"issn-type":[{"value":"1386-7857","type":"print"},{"value":"1573-7543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2,24]]},"assertion":[{"value":"2 January 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 January 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 February 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 February 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}