{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T23:25:17Z","timestamp":1777764317905,"version":"3.51.4"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"S6","license":[{"start":{"date-parts":[[2018,3,26]],"date-time":"2018-03-26T00:00:00Z","timestamp":1522022400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Cluster Comput"],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1007\/s10586-018-2552-x","type":"journal-article","created":{"date-parts":[[2018,3,26]],"date-time":"2018-03-26T07:57:23Z","timestamp":1522051043000},"page":"15231-15244","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates"],"prefix":"10.1007","volume":"22","author":[{"given":"G.","family":"Naveen Balaji","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Chenthur Pandian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,3,26]]},"reference":[{"key":"2552_CR1","unstructured":"Patrick, G.: Survey of low power testing of VLSI circuits. In: IEEE-Design & Test of Computers, pp. 740\u2013747, (2002)"},{"key":"2552_CR2","unstructured":"Priyadharshini S., Agarwal, V.D.: Dynamic SCAN clock control for test time reduction maintaining peak power limit. IEEE Test Symposium, 978-1-61284-656-9\/11\/2011 IEEE (2011)"},{"key":"2552_CR3","unstructured":"Priyadharshini, S., Agarwal, V.D.: Externally tested SCAN circuit with built-in activity monitor and adaptive test clock. In: National Science Foundation, Grant CNS-0708962-2011 (2011)"},{"key":"2552_CR4","doi-asserted-by":"publisher","first-page":"393","DOI":"10.1007\/978-3-642-31494-0_54","volume-title":"Progress in VLSI Design and Test","author":"Farhana Rashid","year":"2012","unstructured":"Rashid, F., Agrawal, V.: Power problems in VLSI circuit testing. In: VLSI Design and Test Symposium 2012, Lecture Notes in Computer Systems 7373, Springer, Berlin, pp. 393\u2013405 (2012)"},{"key":"2552_CR5","unstructured":"Wang, S., Gupta, S.K.: DS-LFSR: a new BIST TPG for low heat dissipation. In: Proceedings International Test Conference, pp. 848\u2013857 (1997)"},{"key":"2552_CR6","doi-asserted-by":"crossref","unstructured":"Wang, S., Gupta, S.K.:LTRTPG: a new testperscan BIST TPG for low heat dissipation. In: Proceedings of International Test Conference, pp. 85\u201394 (1999)","DOI":"10.1109\/TEST.1999.805617"},{"key":"2552_CR7","doi-asserted-by":"crossref","unstructured":"Gizopoulos, D., Krantitis, N., Paschalis, A., Psarakis, M., Zorian, Y.: Low power\/energy BIST scheme for DataPaths. In: Proceedings of IEEE 18th VLSI Test Symposium, pp. 23\u201328 (2000)","DOI":"10.1109\/VTEST.2000.843822"},{"key":"2552_CR8","doi-asserted-by":"crossref","unstructured":"AbuIssa, S., Quigley, S.F.: Bit swapping LFSR and SCANchain ordering\u2014a novel technique for peak and averagepower reduction in SCANbased BIST. In: IEEE Transactions-CADICS, vol. 28(5), (2009)","DOI":"10.1109\/TCAD.2009.2015736"},{"key":"2552_CR9","doi-asserted-by":"crossref","unstructured":"Rajski, J.: Test generator with preselected toggling for low power BIST. In: Proceedings of IEEE 29th VLSI Test Symposium (2011)","DOI":"10.1109\/VTS.2012.6231071"},{"key":"2552_CR10","unstructured":"Nicolici, N.: Power minimisation techniques for testing low power VLSI circuits. Thesis, University of Southampton (2000)"},{"key":"2552_CR11","unstructured":"Udhvanshi, S.: Design of low power and high fault coverage test pattern generation for BIST-built in self-test. Thesis, Thapar University (2011)"},{"key":"2552_CR12","doi-asserted-by":"crossref","unstructured":"Tehranipoor, M., Nourani, M., Ahmed, N.: Low transition LFSR for BIST-based application. In; Proceedings of IEEE Fourteenth Asian Test Symposium (2005)","DOI":"10.1109\/ATS.2005.77"},{"key":"2552_CR13","unstructured":"Rashid, F. , Agarwal V.: Weighted random and transition density patterns for scan-BIST. In: IEEE NATW 2012 (2012)"},{"key":"2552_CR14","unstructured":"Reeb, B.: Deterministic pattern generation for weighted random pattern testing. In: European Design and Test Conference, 96 0-89791-821\/96-IEEE (1996)"},{"issue":"7","key":"2552_CR15","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/T-C.1975.224290","volume":"24","author":"HD Schnurmann","year":"1975","unstructured":"Schnurmann, H.D., Lindbloom, E., Carpenter, R.G.: The weighted random test pattern generator. IEEE Trans. Comput. 24(7), 695\u2013700 (1975)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"2552_CR16","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1147\/rd.273.0265","volume":"27","author":"EB Eichelberger","year":"1984","unstructured":"Eichelberger, E.B., Lindbloom, E.: Random-pattern coverage enhancement and diagnosis for LSSD logic self test. IBM J. Res. Dev. 27(3), 265\u2013272 (1984)","journal-title":"IBM J. Res. Dev."},{"key":"2552_CR17","unstructured":"Guiller, L., Landrault, C., Pravossoudovitch, S., Wunderlich, H.J., Girard, P.: A modified clock scheme for a low power BIST TPG. In: Proceedings of IEEE 19th VLSI Test Symposium, pp. 306\u2013311 (2001)"},{"key":"2552_CR18","doi-asserted-by":"crossref","unstructured":"Corno, F., Reorda, M.S., Rebaudengo, M., Squillero, G., Violante, M.: Low power BIST through non-linear hybrid cellular automata. In: Proceedings of IEEE 18th VLSI Test Symposium 2000, pp. 29\u201334 (2000)","DOI":"10.1109\/VTEST.2000.843823"},{"key":"2552_CR19","unstructured":"Wang, S.: Generation of low power dissipation and high fault coverage patterns for scan- based BIST. In: Proceedings International Test Conference, pp. 834\u2013843 (2002)"}],"container-title":["Cluster Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-018-2552-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10586-018-2552-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-018-2552-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T00:02:53Z","timestamp":1751500973000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10586-018-2552-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,26]]},"references-count":19,"journal-issue":{"issue":"S6","published-print":{"date-parts":[[2019,11]]}},"alternative-id":["2552"],"URL":"https:\/\/doi.org\/10.1007\/s10586-018-2552-x","relation":{},"ISSN":["1386-7857","1573-7543"],"issn-type":[{"value":"1386-7857","type":"print"},{"value":"1573-7543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3,26]]},"assertion":[{"value":"23 February 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 February 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 March 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 March 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}