{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,18]],"date-time":"2026-05-18T07:04:19Z","timestamp":1779087859869,"version":"3.51.4"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T00:00:00Z","timestamp":1737417600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T00:00:00Z","timestamp":1737417600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Cluster Comput"],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1007\/s10586-024-04854-0","type":"journal-article","created":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T06:27:25Z","timestamp":1737440845000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Intelligent cache prefetchers in HPC architecture"],"prefix":"10.1007","volume":"28","author":[{"given":"Farah","family":"Fargo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitchell","family":"Diamond","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Franza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Foose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jack","family":"Adiletta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"Adiletta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"suffix":"Jr","given":"Simon C.","family":"Steely","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,1,21]]},"reference":[{"key":"4854_CR1","doi-asserted-by":"crossref","unstructured":"H. Devarajan, A. Kougkas, H. Zheng, V. Vishwanath and X. -H. Sun, \"Stimulus: Accelerate Data Management for Scientific AI applications in HPC,\" 2022 22nd IEEE International Symposium on Cluster, Cloud and Internet Computing (CCGrid), Taormina, 2022","DOI":"10.1109\/CCGrid54584.2022.00020"},{"key":"4854_CR2","doi-asserted-by":"crossref","unstructured":"M. J. Adiletta, F. Fargo, M. Diamond, J. Adiletta, O. Franza and S. Steely, \"A Reinforcement Learning Approach to Optimize Cache Prefetcher Aggressiveness at Run-Time,\" 2023 Tenth International Conference on Software Defined Systems (SDS), San Antonio, 2023","DOI":"10.1109\/SDS59856.2023.10329059"},{"key":"4854_CR3","unstructured":"J. Doweck, Inside intel core microarchitecture and smart memory access-White Paper, Intel."},{"key":"4854_CR4","doi-asserted-by":"publisher","first-page":"639","DOI":"10.1147\/rd.516.0639","volume":"51","author":"HQ Le","year":"2007","unstructured":"Le, H.Q., et al.: IBM POWER6 microarchitecture. IBM J. Res. Dev. 51, 639\u2013662 (2007)","journal-title":"IBM J. Res. Dev."},{"key":"4854_CR5","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2008.29","volume":"28","author":"J Owen","year":"2008","unstructured":"Owen, J., Steinman, M.: Northbridge architecture of AMD\u2019s Griffin microprocessor family. IEEE Micro 28, 10\u201318 (2008)","journal-title":"IEEE Micro"},{"key":"4854_CR6","unstructured":"J. Casazza, First the tick now the tock: Intel microarchitecture (Nehalem) - White Paper, Intel, 2009."},{"key":"4854_CR7","doi-asserted-by":"crossref","unstructured":"E. Ebrahimi, C. J. Lee, O. Mutlu and Y. N. Patt, \"Prefetch-aware shared-resource management for multi-core systems,\" 2011 38th Annual International Symposium on Computer Architecture (ISCA), San Jose, 2011.","DOI":"10.1145\/2000064.2000081"},{"key":"4854_CR8","unstructured":"A. E. Papathanasiou and M. L. Scott. Aggressive prefetching: an idea whose time has come. Hot Topics in Operating Systems, 2005"},{"key":"4854_CR9","doi-asserted-by":"publisher","unstructured":"W. Heirman, K. D. Bois, Y. Vandriessche, S. Eyerman, and I. Hur, \u201cNear-side prefetch throttling: Adaptive prefetching for high-performance many-core processors,\u201d in Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques, ser. PACT \u201918. New York: ACM, 2018, pp. 28:1\u201328:11. [Online]. Available: http:\/\/doi.acm.org\/https:\/\/doi.org\/10.1145\/3243176.3243181","DOI":"10.1145\/3243176.3243181"},{"key":"4854_CR10","doi-asserted-by":"crossref","unstructured":"Santhosh Srinath, Onur Mutlu, Hyesoon Kim, and Yale N Patt. 2007. Feedback directed prefetching: improving the performance and bandwidth-efficiency of hardware prefetchers. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 63\u201374.","DOI":"10.1109\/HPCA.2007.346185"},{"key":"4854_CR11","doi-asserted-by":"publisher","unstructured":"M. Kumar, S. Ali Khan, A. Bhatia, V. Sharma and P. Jain, \"A Conceptual introduction of Machine Learning Algorithms,\" 2023 1st International Conference on Intelligent Computing and Research Trends (ICRT), Roorkee, 2023, pp. 1\u20137, https:\/\/doi.org\/10.1109\/ICRT57042.2023.10146676.","DOI":"10.1109\/ICRT57042.2023.10146676"},{"key":"4854_CR12","doi-asserted-by":"crossref","unstructured":"M. S. Kupriyanov, Y. A. Shichkina and S. E. Ilin, \"Implementation of Temporal Action Detection Workflow for Video Data Analysis with the Use of Machine Learning Operations,\"\u00a02024 V International Conference on Neural Networks and Neurotechnologies (NeuroNT), Saint Petersburg, Russian Federation, 2024.","DOI":"10.1109\/NeuroNT62606.2024.10585377"},{"key":"4854_CR13","doi-asserted-by":"crossref","unstructured":"Shih-wei Liao, Tzu-Han Hung, Donald Nguyen, Chinyen Chou, Chiaheng Tu, and Hucheng Zhou. 2009. Machine Learning-based Prefetch Optimization for Data Center Applications. In Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis (SC \u201909). 1\u201310.","DOI":"10.1145\/1654059.1654116"},{"key":"4854_CR14","doi-asserted-by":"crossref","unstructured":"J. Hiebel et al. Machine learning for fine-grained hardware prefetcher control. Proc. ICPP, p. 3, 2019.","DOI":"10.1145\/3337821.3337854"},{"key":"4854_CR15","doi-asserted-by":"crossref","unstructured":"Saami Rahman et al. \u201cMaximizing hardware prefetch effectiveness with machine learning\u201d. In: High Performance Computing and Communications (HPCC), 2015 IEEE 7th International Symposium on Cyberspace Safety and Security (CSS), 2015 IEEE 12th International Conference on Embedded Software and Systems (ICESS), 2015 IEEE 17th International Conference on. IEEE. 2015, pp. 383\u2013389.","DOI":"10.1109\/HPCC-CSS-ICESS.2015.175"},{"key":"4854_CR16","doi-asserted-by":"crossref","unstructured":"A. Aziz, M. Cireno, E. Barros and B. Prado, \"Balanced prefetching aggressiveness controller for NoC-based multiprocessor\", SBCCI '14 Proceedings of the 27th Symposium on Integrated Circuits and Systems Design, 2014.","DOI":"10.1145\/2660540.2660541"},{"key":"4854_CR17","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1145\/2806891","volume":"12","author":"B Panda","year":"2015","unstructured":"Panda, B., Balachandran, S.: CAFFEINE: a utility-driven prefetcher aggressiveness engine for multicores. ACM Trans. Archit. Code Optim. 12, 25 (2015). https:\/\/doi.org\/10.1145\/2806891","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"4854_CR18","first-page":"3740","volume":"65","author":"B Panda","year":"2016","unstructured":"Panda, B.: SPAC: a synergistic prefetcher aggressiveness controller for multi-core systems. IEEE Trans. Comput. 65, 3740\u20133753 (2016)","journal-title":"IEEE Trans. Comput."},{"key":"4854_CR19","unstructured":"Intel 2016. Intel 64 and IA-32 Architectures Developer\u2019s Manual: Volume 3C. Intel"},{"key":"4854_CR20","doi-asserted-by":"crossref","unstructured":"Saami Rahman, Martin Burtscher, Ziliang Zong, and Apan Qasem. 2015. Maximizing Hardware Prefetch Effectiveness with Machine Learning. In Proceedings of the 17th International Conference on High Performance Computing and Communications. 383\u2013389.","DOI":"10.1109\/HPCC-CSS-ICESS.2015.175"},{"key":"4854_CR21","unstructured":"Vish Viswanathan. 2014. Disclosure of H\/W Prefetcher Control on some Intel Processors. Technical Report. Intel."},{"issue":"3\u20134","key":"4854_CR22","first-page":"279","volume":"8","author":"Christopher JCH Watkins and Peter Dayan","year":"1992","unstructured":"Christopher JCH Watkins and Peter Dayan: Q-learning. Machine learning 8(3\u20134), 279\u2013292 (1992)","journal-title":"Q-learning. Machine learning"},{"key":"4854_CR23","unstructured":"Richard Bellman, Dynamic programming, Princeton University Press, Princeton, N. J., 1957. MR 0090477."},{"key":"4854_CR24","doi-asserted-by":"crossref","unstructured":"Ankur Limaye and Tosiron Adegbija. A workload characterization of the spec cpu2017 benchmark suite. In Performance Analysis of Systems and Software (ISPASS), 2018 IEEE International Symposium on, pages 149\u2013158. IEEE, 2018.","DOI":"10.1109\/ISPASS.2018.00028"},{"issue":"6","key":"4854_CR25","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MSP.2017.2743240","volume":"34","author":"K Arulkumaran","year":"2017","unstructured":"Arulkumaran, K., Deisenroth, M.P., Brundage, M., Bharath, A.A.: Deep reinforcement learning: a brief survey. IEEE Signal Process. Mag. 34(6), 26\u201338 (2017)","journal-title":"IEEE Signal Process. Mag."},{"key":"4854_CR26","unstructured":"The Sniper Multi-Core Simulator. (2020). Sniper. Retrieved July 24, 2020, from https:\/\/snipersim.org\/w\/The_Sniper_Multi-Core_Simulator"}],"container-title":["Cluster Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-024-04854-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10586-024-04854-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10586-024-04854-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T21:51:54Z","timestamp":1747777914000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10586-024-04854-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,21]]},"references-count":26,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2025,6]]}},"alternative-id":["4854"],"URL":"https:\/\/doi.org\/10.1007\/s10586-024-04854-0","relation":{},"ISSN":["1386-7857","1573-7543"],"issn-type":[{"value":"1386-7857","type":"print"},{"value":"1573-7543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1,21]]},"assertion":[{"value":"28 June 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 October 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 October 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 January 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"154"}}