{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T15:16:41Z","timestamp":1778253401366,"version":"3.51.4"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2011,10,29]],"date-time":"2011-10-29T00:00:00Z","timestamp":1319846400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Comput Optim Appl"],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1007\/s10589-011-9442-y","type":"journal-article","created":{"date-parts":[[2011,10,28]],"date-time":"2011-10-28T17:10:01Z","timestamp":1319821801000},"page":"667-689","source":"Crossref","is-referenced-by-count":31,"title":["Customized simulated annealing based decision algorithms for combinatorial optimization in VLSI floorplanning problem"],"prefix":"10.1007","volume":"52","author":[{"given":"S.","family":"Anand","sequence":"first","affiliation":[]},{"given":"S.","family":"Saravanasankar","sequence":"additional","affiliation":[]},{"given":"P.","family":"Subbaraj","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,10,29]]},"reference":[{"issue":"6","key":"9442_CR1","doi-asserted-by":"crossref","first-page":"1120","DOI":"10.1109\/TVLSI.2003.817546","volume":"11","author":"S.N. Adya","year":"2003","unstructured":"Adya, S.N., Markov, I.L.: Fixed\u2014outline floorplanning: enabling hierarchical design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(6), 1120\u20131135 (2003)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"9442_CR2","doi-asserted-by":"crossref","first-page":"328","DOI":"10.1109\/ICCD.2001.955047","volume-title":"ICCD \u201901: Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors","author":"S.N. Adya","year":"2001","unstructured":"Adya, S.N., Markov, I.L.: Fixed-outline floorplanning through better local search. In: ICCD \u201901: Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, pp. 328\u2013334. IEEE Computer Society, Austin (2001)"},{"key":"9442_CR3","doi-asserted-by":"crossref","DOI":"10.1201\/9781420013481","volume-title":"Handbook of Algorithms for Physical Design Automation","author":"C.J. Alpert","year":"2008","unstructured":"Alpert, C.J., Mehta, D.P., Sapatnekar, S.S.: Handbook of Algorithms for Physical Design Automation, 1st edn. Auerbach, Boston (2008)","edition":"1"},{"issue":"12","key":"9442_CR4","first-page":"1329","volume":"14","author":"G. Chen","year":"2010","unstructured":"Chen, G., Guo, W., Chen, Y.: A PSO-based intelligent decision algorithm for VLSI floorplanning. Soft Comput., Fusion Found. Methodol. Appl. 14(12), 1329\u20131337 (2010). doi: 10.1007\/s00500-009-0501-6","journal-title":"Soft Comput., Fusion Found. Methodol. Appl."},{"issue":"4","key":"9442_CR5","first-page":"510","volume":"25","author":"T.C. Chen","year":"2006","unstructured":"Chen, T.C., Chang, Y.W.: Modern floorplanning based on B*-tree and fast simulated annealing. IEEE Trans. CAD 25(4), 510\u2013522 (2006)","journal-title":"IEEE Trans. CAD"},{"key":"9442_CR6","series-title":"Lecture Notes in Computer Science","first-page":"291","volume-title":"Algorithms and Architectures for Parallel Processing","author":"J.P. Fang","year":"2009","unstructured":"Fang, J.P., Chang, Y.L., Chen, C.C., Liang, W.Y., Hsieh, T.J., Satria, M., Han, C.C.: A parallel simulated annealing approach for floorplanning in VLSI. In: Algorithms and Architectures for Parallel Processing. Lecture Notes in Computer Science, vol. 5574, pp. 291\u2013302. Springer, Berlin\/Heidelberg (2009)"},{"key":"9442_CR7","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1145\/309847.309928","volume-title":"DAC \u201999: Proceedings of the 36th annual ACM\/IEEE Design Automation Conference","author":"P.N. Guo","year":"1999","unstructured":"Guo, P.N., Cheng, C.K., Yoshimura, T.: An O-tree representation of non-slicing floorplan and its applications. In: DAC \u201999: Proceedings of the 36th annual ACM\/IEEE Design Automation Conference, pp. 268\u2013273. ACM, New York (1999). doi: 10.1145\/309847.309928"},{"key":"9442_CR8","first-page":"8","volume-title":"Proceedings of the 2000 IEEE\/ACM International Conference on Computer-Aided Design, ICCAD \u201900","author":"X. Hong","year":"2000","unstructured":"Hong, X., Huang, G., Cai, Y., Gu, J., Dong, S., Cheng, C.K., Gu, J.: Corner block list: an effective and efficient topological representation of non-slicing floorplan. In: Proceedings of the 2000 IEEE\/ACM International Conference on Computer-Aided Design, ICCAD \u201900, pp. 8\u201312. IEEE Press, Piscataway (2000). URL: http:\/\/portal.acm.org\/citation.cfm?id=602902.602905"},{"key":"9442_CR9","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1145\/332357.332401","volume-title":"ISPD \u201900: Proceedings of the 2000 International Symposium on Physical Design","author":"A.B. Kahng","year":"2000","unstructured":"Kahng, A.B.: Classical floorplanning harmful. In: ISPD \u201900: Proceedings of the 2000 International Symposium on Physical Design, pp. 207\u2013213. ACM, New York (2000). doi: 10.1145\/332357.332401"},{"key":"9442_CR10","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1109\/ASPDAC.1997.600145","volume-title":"Proceedings of Asia and South Pacific -Design Automation Conference","author":"M. Kang","year":"1997","unstructured":"Kang, M., Dai, W.: General floorplanning with L-shaped, T-shaped and soft blocks based on bounded slicing grid structure. In: Proceedings of Asia and South Pacific -Design Automation Conference, pp. 265\u2013270 (1997)"},{"key":"9442_CR11","first-page":"259","volume-title":"Proceedings IEEE\/ACM International Conference on Computer Aided Desingn (ICCAD)","author":"M. Kang","year":"1998","unstructured":"Kang, M., Dai, W.: Arbitrary rectilinear block packing based on sequence pair. In: Proceedings IEEE\/ACM International Conference on Computer Aided Desingn (ICCAD), pp. 259\u2013266 (1998)"},{"issue":"4598","key":"9442_CR12","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirpatrick","year":"1983","unstructured":"Kirpatrick, S., Gelatt, C., Vecchi, M.: Optimization by simulated annealing. Science 220(4598), 671\u2013680 (1983)","journal-title":"Science"},{"key":"9442_CR13","first-page":"42","volume-title":"ASP-DAC \u201904: Proceedings of the 2004 Asia and South Pacific Design Automation Conference","author":"C.T. Lin","year":"2004","unstructured":"Lin, C.T., Chen, D.S., Wang, Y.W.: Robust fixed-outline floorplanning through evolutionary search. In: ASP-DAC \u201904: Proceedings of the 2004 Asia and South Pacific Design Automation Conference, pp. 42\u201344. IEEE Press, Piscataway (2004)"},{"key":"9442_CR14","first-page":"764","volume-title":"Proceedings of the 38th Conference on Design Automation","author":"J.M. Lin","year":"2001","unstructured":"Lin, J.M., Chang, Y.W.: TCG: A transitive closure graph-based representation for non-slicing floorplans. In: Proceedings of the 38th Conference on Design Automation, Las Vegas, Nevada, pp. 764\u2013769 (2001)"},{"issue":"4","key":"9442_CR15","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1109\/TVLSI.2003.816137","volume":"11","author":"J.M. Lin","year":"2003","unstructured":"Lin, J.M., Chang, Y.W., Lin, S.P.: Corner sequence-A P-admissible floorplan representation with a worst case linear-time packing scheme. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(4), 679\u2013686 (2003)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"9442_CR16","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/267665.267675","volume-title":"ISPD \u201997: Proceedings of the 1997 International Symposium on Physical Design","author":"H. Murata","year":"1997","unstructured":"Murata, H., Fujiyoshi, K., Kaneko, M.: VLSI\/PCB placement with obstacles based on sequence-pair. In: ISPD \u201997: Proceedings of the 1997 International Symposium on Physical Design, pp. 26\u201331. ACM, New York (1997). doi: 10.1145\/267665.267675"},{"key":"9442_CR17","doi-asserted-by":"crossref","first-page":"472","DOI":"10.1109\/ICCAD.1995.480159","volume-title":"ICCAD \u201995: Proceedings of the 1995 IEEE\/ACM International Conference on Computer-Aided Design","author":"H. Murata","year":"1995","unstructured":"Murata, H., Fujiyoshi, K., Nakatake, S., Kajitani, Y.: Rectangle-packing-based module placement. In: ICCAD \u201995: Proceedings of the 1995 IEEE\/ACM International Conference on Computer-Aided Design, pp. 472\u2013479. IEEE Computer Society, Washington (1995)"},{"key":"9442_CR18","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1145\/274535.274560","volume-title":"ISPD \u201998: Proceedings of the 1998 International Symposium on Physical Design","author":"H. Murata","year":"1998","unstructured":"Murata, H., Kuh, E.S.: Sequence-pair based placement method for hard\/soft\/pre-placed modules. In: ISPD \u201998: Proceedings of the 1998 International Symposium on Physical Design, pp. 167\u2013172. ACM, New York (1998). doi: 10.1145\/274535.274560"},{"key":"9442_CR19","doi-asserted-by":"crossref","first-page":"484","DOI":"10.1109\/ICCAD.1996.569870","volume-title":"ICCAD \u201996: Proceedings of the 1996 IEEE\/ACM International Conference on Computer-Aided Design","author":"S. Nakatake","year":"1996","unstructured":"Nakatake, S., Fujiyoshi, K., Murata, H., Kajitani, Y.: Module placement on BSG-structure and IC layout applications. In: ICCAD \u201996: Proceedings of the 1996 IEEE\/ACM International Conference on Computer-Aided Design, pp. 484\u2013491. IEEE Computer Society, Washington (1996)"},{"key":"9442_CR20","first-page":"433","volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC \u201998)","author":"S. Nakatake","year":"1998","unstructured":"Nakatake, S., Fujiyoshi, K., Murata, H., Kajitani, Y.: Module placement on BSG-structure with pre-places modules and rectilinear modules. In: Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC \u201998), pp. 433\u2013439 (1998)"},{"key":"9442_CR21","unstructured":"OpenMP. URL: http:\/\/www.openmp.org\/blog\/"},{"key":"9442_CR22","first-page":"261","volume-title":"DAC \u201982: Proceedings of the 19th Design Automation Conference","author":"R.H. Otten","year":"1982","unstructured":"Otten, R.H.: Automatic floorplan design. In: DAC \u201982: Proceedings of the 19th Design Automation Conference, pp. 261\u2013267. IEEE Press, Piscataway (1982)"},{"key":"9442_CR23","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1145\/332357.332395","volume-title":"ISPD \u201900: Proceedings of the 2000 International Symposium on Physical Design","author":"Y. Pang","year":"2000","unstructured":"Pang, Y., Cheng, C.K., Yoshimura, T.: An enhanced perturbing algorithm for floorplan design using the o-tree representation. In: ISPD \u201900: Proceedings of the 2000 International Symposium on Physical Design, pp. 168\u2013173. ACM, New York (2000). doi: 10.1145\/332357.332395"},{"key":"9442_CR24","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1109\/DAC.1988.14737","volume-title":"DAC \u201988: Proceedings of the 25th ACM\/IEEE Design Automation Conference","author":"C. Sechen","year":"1988","unstructured":"Sechen, C.: Chip-planning, placement, and global routing of macro\/custom cell integrated circuits using simulated annealing. In: DAC \u201988: Proceedings of the 25th ACM\/IEEE Design Automation Conference, pp. 73\u201380. IEEE Computer Society Press, Los Alamitos (1988)"},{"issue":"2","key":"9442_CR25","doi-asserted-by":"crossref","first-page":"510","DOI":"10.1109\/JSSC.1985.1052337","volume":"20","author":"C. Sechen","year":"1985","unstructured":"Sechen, C., Sangiovanni-Vincentelli, A.: The timberwolf placement and routing package. IEEE J. Solid-State Circuits 20(2), 510\u2013522 (1985)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9442_CR26","first-page":"432","volume-title":"DAC \u201986: Proceedings of the 23rd ACM\/IEEE Design Automation Conference","author":"C. Sechen","year":"1986","unstructured":"Sechen, C., Sangiovanni-Vincentelli, A.: Timberwolf3.2: a new standard cell placement and global routing package. In: DAC \u201986: Proceedings of the 23rd ACM\/IEEE Design Automation Conference, pp. 432\u2013439. IEEE Press, Piscataway (1986)"},{"key":"9442_CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1007\/978-3-540-32003-6_22","volume-title":"Applications on Evolutionary Computing","author":"M. Tang","year":"2005","unstructured":"Tang, M., Sebastian, A.: A genetic algorithm for VLSI floorplanning using O-tree representation. In: Applications on Evolutionary Computing. Lecture Notes in Computer Science, vol. 3449, pp. 215\u2013224. Springer, Berlin\/Heidelberg (2005)"},{"issue":"1","key":"9442_CR28","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/TSMCB.2006.883268","volume":"37","author":"M. Tang","year":"2007","unstructured":"Tang, M., Yao, X.: A memetic algorithm for VLSI floorplanning. IEEE Trans. Syst. Man Cybern. 37(1), 62\u201369 (2007)","journal-title":"IEEE Trans. Syst. Man Cybern."},{"key":"9442_CR29","doi-asserted-by":"crossref","first-page":"521","DOI":"10.1145\/370155.370523","volume-title":"Proceedings of the 2001 Asia and South Pacific Design Automation Conference, ASP-DAC \u201901","author":"X. Tang","year":"2001","unstructured":"Tang, X., Wong, D.F.: FAST-SP: a fast algorithm for block placement based on sequence pair. In: Proceedings of the 2001 Asia and South Pacific Design Automation Conference, ASP-DAC \u201901, pp. 521\u2013526. ACM, New York (2001). doi: 10.1145\/370155.370523"},{"key":"9442_CR30","doi-asserted-by":"crossref","first-page":"180","DOI":"10.1145\/123186.123253","volume-title":"DAC \u201990: Proceedings of the 27th ACM\/IEEE Design Automation Conference","author":"T.C. Wang","year":"1990","unstructured":"Wang, T.C., Wong, D.F.: An optimal algorithm for floorplan area optimization. In: DAC \u201990: Proceedings of the 27th ACM\/IEEE Design Automation Conference, pp. 180\u2013186. ACM, New York (1990). doi: 10.1145\/123186.123253"},{"key":"9442_CR31","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1677-0","volume-title":"Simulated Annealing for VLSI Design","author":"D.F. Wong","year":"1988","unstructured":"Wong, D.F., Leong, H.W., Liu, C.L.: Simulated Annealing for VLSI Design. Kluwer Academic, Norwell (1988)"},{"key":"9442_CR32","first-page":"101","volume-title":"DAC \u201986: Proceedings of the 23rd ACM\/IEEE Design Automation Conference","author":"D.F. Wong","year":"1986","unstructured":"Wong, D.F., Liu, C.L.: A new algorithm for floorplan design. In: DAC \u201986: Proceedings of the 23rd ACM\/IEEE Design Automation Conference, pp. 101\u2013107. IEEE Press, Piscataway (1986)"},{"key":"9442_CR33","first-page":"458","volume-title":"Proceedings of the 37th Design Automation Conference","author":"G.M. Wu","year":"2000","unstructured":"Wu, G.M., Wu, S.W., Chang, Y.W., Chang, Y.C.: B*-trees: A new representation for non-slicing floorplans. In: Proceedings of the 37th Design Automation Conference, pp. 458\u2013463 (2000). doi: 10.1109\/DAC.2000.855354"}],"container-title":["Computational Optimization and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10589-011-9442-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10589-011-9442-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10589-011-9442-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T11:36:41Z","timestamp":1559302601000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10589-011-9442-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,29]]},"references-count":33,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,7]]}},"alternative-id":["9442"],"URL":"https:\/\/doi.org\/10.1007\/s10589-011-9442-y","relation":{},"ISSN":["0926-6003","1573-2894"],"issn-type":[{"value":"0926-6003","type":"print"},{"value":"1573-2894","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10,29]]}}}