{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:29:35Z","timestamp":1758709775075},"reference-count":13,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2004,9,1]],"date-time":"2004-09-01T00:00:00Z","timestamp":1093996800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2004,9]]},"DOI":"10.1007\/s10617-005-1193-5","type":"journal-article","created":{"date-parts":[[2005,7,29]],"date-time":"2005-07-29T01:54:39Z","timestamp":1122602079000},"page":"163-176","source":"Crossref","is-referenced-by-count":6,"title":["Assertion Based Verification and Analysis of Network Processor Architectures"],"prefix":"10.1007","volume":"9","author":[{"given":"Xi","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harry","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laxmi","family":"Bhuyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felice","family":"Balarin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,7,11]]},"reference":[{"key":"1193_CR1","unstructured":"Abarbanel, Yael, Ilan Beer, Leonid Gluhovsky, Sharon Keidar, and Yaron Wolfsthal. FoCs - Automatic Generation of Simulation Checkers from Formal Specifications. Technical Report, IBM Haifa Research Laboratory, Israel, 2003."},{"key":"1193_CR2","doi-asserted-by":"crossref","unstructured":"Balarin, F., Y. Watanabe, J. Burch, L. Lavagno, R. Passerone, and A. Sangiovanni-Vincentelli. Constraints Specification at Higher Levels of Abstraction. In Proceedings of International Workshop on High Level Design Validation and Test, November 2001.","DOI":"10.1109\/HLDVT.2001.972819"},{"key":"1193_CR3","doi-asserted-by":"crossref","unstructured":"Chen, X., H. Hsieh, F. Balarin, and Y. Watanabe. Automatic Trace Analysis for Logic of Constraints. In Proceedings of the 40th Design Automation Conference, June 2003.","DOI":"10.1145\/775832.775952"},{"key":"1193_CR4","doi-asserted-by":"crossref","unstructured":"Chen, X., H. Hsieh, F. Balarin, and Y. Watanabe. Verifying LOC Based Functional and Performance Constraints. In Proceedings of International Workshop on High Level Design Validation and Test, November 2003.","DOI":"10.1109\/HLDVT.2003.1252479"},{"key":"1193_CR5","unstructured":"Eisner, C. and Fisman D. Sugar 2.0 Proposal Presented to the Accellera Formal Verification Technical Committee, March 2002."},{"key":"1193_CR6","unstructured":"Gordon, M.J.C. and T.F. Melham (eds.). Introduction to HOL: A Theorem Proving Environment for Higher Order Logic. Cambridge University Press, 1992."},{"issue":"5","key":"1193_CR7","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/32.588521","volume":"23","author":"J. Gerard Holzmann","year":"1997","unstructured":"Gerard, J. Holzmann. The Model Checker SPIN. IEEE Trans. on Software Engineering, vol. 23 no. 5, pp. 279\u2013258, 1997.","journal-title":"IEEE Trans. on Software Engineering"},{"key":"1193_CR8","doi-asserted-by":"crossref","unstructured":"Hsu, Y.-C., B. Tabbara, Y.-A. Chen, and F. Tsai. Advanced Techniques for RTL Debugging. In Proceedings of the 40th Design Automation Conference, June 2003.","DOI":"10.1145\/775832.775927"},{"key":"1193_CR9","unstructured":"http:\/\/www.cadence.com\/datasheets\/affirma_nc_sim.html, 2003."},{"key":"1193_CR10","unstructured":"Intel\u00ae IXP1200 Network Processor Family: Hardware Reference Manual, December 2001."},{"key":"1193_CR11","unstructured":"OpenVera Assertions White Paper. Synopsys, Inc, 2002."},{"key":"1193_CR12","doi-asserted-by":"crossref","unstructured":"Pnueli, A. The Temporal Logic of Programs. In Proceedings of the 18th IEEE Symposium on Foundation of Computer Science, 1977, pp. 46\u201357.","DOI":"10.1109\/SFCS.1977.32"},{"issue":"2","key":"1193_CR13","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/65.912716","volume":"15","author":"M. Sanchez","year":"2001","unstructured":"Sanchez, M., E. Biersack, and W. Dabbous. Survey and Taxonomy of IP Address Lookup Algorithms. IEEE Network Magazine, vol. 15, no. 2, pp. 8\u201323, 2001.","journal-title":"IEEE Network Magazine"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-005-1193-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-005-1193-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-005-1193-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T15:29:32Z","timestamp":1559230172000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-005-1193-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9]]},"references-count":13,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2004,9]]}},"alternative-id":["1193"],"URL":"https:\/\/doi.org\/10.1007\/s10617-005-1193-5","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2004,9]]}}}