{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T05:39:19Z","timestamp":1735882759513,"version":"3.32.0"},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2004,9,1]],"date-time":"2004-09-01T00:00:00Z","timestamp":1093996800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2004,9]]},"DOI":"10.1007\/s10617-005-1196-2","type":"journal-article","created":{"date-parts":[[2005,7,29]],"date-time":"2005-07-29T05:54:39Z","timestamp":1122616479000},"page":"177-191","source":"Crossref","is-referenced-by-count":7,"title":["Synthesis and Time Partitioning for Reconfigurable Systems"],"prefix":"10.1007","volume":"9","author":[{"given":"B.","family":"Ouni","sequence":"first","affiliation":[]},{"given":"A.","family":"Mtibaa","sequence":"additional","affiliation":[]},{"given":"M.","family":"Abid","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,7,11]]},"reference":[{"key":"1196_CR1","doi-asserted-by":"crossref","unstructured":"Cardoso, J.M.P. and H.C. Neto. An Enhance Static-List Scheduling Algorithm for Temporal Partitioning Onto Rpus. In IFIP TC10 WG10.5 10 Int. Conf. on Very Large Scale Integration (VLSI\u201999), Lisboa, Portugal, 1999, pp. 485\u2013496.","DOI":"10.1007\/978-0-387-35498-9_43"},{"key":"1196_CR2","doi-asserted-by":"crossref","unstructured":"Chang, D. and M. Marek-Sadowska. Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs. In International Symposium on Field Programmable Gate Arrays (FPGA 98), Monterey, California, 1998, pp. 161\u2013167.","DOI":"10.1145\/275107.275136"},{"key":"1196_CR3","doi-asserted-by":"crossref","unstructured":"Cupta, R. and G. Demicheli. Partitioning of Functional Models of Synchronous Digital Systems. Proc of ICCAD-90, 216\u2013219, 1990.","DOI":"10.1109\/ICCAD.1990.129884"},{"key":"1196_CR4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1090\/S0002-9947-1960-0109825-2","volume":"94","author":"G.E. Forsythe","year":"1960","unstructured":"Forsythe, G.E. and P. Henrici. The Cyclic Jacobin Method for Computing the Principal Values of a Complex Matrix. Trans. Amer. Math. Soc., vol. 94, pp. 1\u201323, 1960.","journal-title":"Trans. Amer. Math. Soc."},{"key":"1196_CR5","doi-asserted-by":"crossref","unstructured":"Kaul, M. and R. Vemuri. Optimal Temporal Partitioning and Synthesis for Reconfigurable Architecture. Design and Test in Europe, pp. 389\u2013396, 1998.","DOI":"10.1109\/DATE.1998.655887"},{"key":"1196_CR6","unstructured":"Kaul, M., R. Vemuri, S. Govindarajan, and I. Ouaiss. An Automated Temporal Partitioning Tool for a Class of DSP Applications, 1998."},{"key":"1196_CR7","doi-asserted-by":"crossref","unstructured":"Liu, H. and D.F. Wong. Network Flow-Based Circuit Partitioning for Time-Multiplexed FPGAs. In IEEE\/ACM International Conference on Computer-Aided Design, 1998, pp. 497\u2013504.","DOI":"10.1145\/288548.289077"},{"key":"1196_CR8","doi-asserted-by":"crossref","unstructured":"Ouni, B., A. Mtibaa, and M. Abid. Time Partitioning Framework for fully Reconfigurable Systems. The 16th International Conference on Microelectronics, ICM\u201904. Gammart, Tunisia, December 6\u20138, 2004, pp. 742\u2013745.","DOI":"10.1109\/ICM.2004.1434773"},{"key":"1196_CR9","unstructured":"Ouni, B., A. Mtibaa, and M. Abid. Design Flow and Time Partitioning for Reconfigurable Systems. Premier congr\u00e8s international de Signaux Circuits et Syst\u00e8mes (SCS2004), Monastir, Tunisie, du 18-21-Mars 2004, pp. 261\u2013264."},{"key":"1196_CR10","doi-asserted-by":"crossref","unstructured":"Pandey, A. and R. Vemuri. Combined Temporal Partitioning and Scheduling for Reconfigurable Architectures. In Reconfigurable Technology: FPGAs for Computing and Applications. Proc. SPIE 3844, Bellingham, WA, 1999, pp. 93\u2013103.","DOI":"10.1117\/12.359528"},{"issue":"6","key":"1196_CR11","doi-asserted-by":"crossref","first-page":"579","DOI":"10.1109\/12.773795","volume":"48","author":"K.M.G. Purna","year":"1999","unstructured":"Purna, K.M.G. and D. Bhatia. Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers. IEEE Transactions on Computers, vol. 48, no. 6, pp. 579\u2013590, 1999.","journal-title":"IEEE Transactions on Computers"},{"key":"1196_CR12","unstructured":"Teich, J., S.P. Fekete, and J. Schepers. Optimizing Dynamic Hardware Reconfiguration. Technical Report 97.228, Angewante Mathematic Und Informatik Universit\u00e4t zu K\u00f6ln, 1998."},{"key":"1196_CR13","doi-asserted-by":"crossref","unstructured":"Trimberger, S. Scheduling Designs into a Time-Multiplexed FPGA. In International symposium on Field Programmable Gate Arrays (FPGA 98), Monterey, California, 1998, pp. 153\u2013160.","DOI":"10.1145\/275107.275135"},{"key":"1196_CR14","doi-asserted-by":"crossref","unstructured":"Wallace, G.K. The JPEG Still Picture Compression Standard. ACM communication, 1991.","DOI":"10.1109\/30.125072"},{"key":"1196_CR15","doi-asserted-by":"crossref","unstructured":"Xu, M. and F. Kurdahi. Layout Driven High Level Synthesis for FPGAs Based Architecture. DATE 1998.","DOI":"10.1109\/DATE.1998.655896"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-005-1196-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-005-1196-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-005-1196-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,2]],"date-time":"2025-01-02T19:40:50Z","timestamp":1735846850000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-005-1196-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9]]},"references-count":15,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2004,9]]}},"alternative-id":["1196"],"URL":"https:\/\/doi.org\/10.1007\/s10617-005-1196-2","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2004,9]]}}}