{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T19:40:15Z","timestamp":1736710815611,"version":"3.32.0"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1007\/s10617-006-0654-9","type":"journal-article","created":{"date-parts":[[2007,1,2]],"date-time":"2007-01-02T17:02:41Z","timestamp":1167757361000},"page":"253-283","source":"Crossref","is-referenced-by-count":7,"title":["Platform designer: An approach for modeling multiprocessor platforms based on SystemC"],"prefix":"10.1007","volume":"10","author":[{"given":"Cristiano","family":"Araujo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Millena","family":"Gomes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edna","family":"Barros","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandro","family":"Rigo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rodolfo","family":"Azevedo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guido","family":"Araujo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"654_CR1","unstructured":"AMBA specification Rev(2.0)."},{"key":"654_CR2","doi-asserted-by":"crossref","unstructured":"Abdi, S., D. Shin, and D. Gajski. Automatic Communication Refinement for System Level Design. In Proceedings of the 40th conference on Design automation, ACM Press, 2003, pp. 300\u2013305.","DOI":"10.1145\/775832.775911"},{"key":"654_CR3","unstructured":"Araujo, C. and E. Barros. Communication Mapping in Multiprocessor Platforms. In Proceedings of the IFIP International Conference on Very Large Scale Integration of System-on-Chip, 2005."},{"key":"654_CR4","unstructured":"Araujo, C., E. Barros, R. Azevedo, and G. Araujo. Processor Centric Specification and Modeling of MPSoCs Using ArchC. In Proceedings of the Forum on Specification & Design Languages FDL\u201905, 2005."},{"key":"654_CR5","doi-asserted-by":"crossref","unstructured":"Azevedo, R., S. Rigo, M. Bartholomeu, G. Araujo, C. Araujo, and E. Barros. The ArchC Architecture Description Language. International Journal of Parallel Programming, 33(5):453\u2013484, 2005.","DOI":"10.1007\/s10766-005-7301-0"},{"issue":"4","key":"654_CR6","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/MC.2003.1193228","volume":"36","author":"F. Balarin","year":"2003","unstructured":"Balarin, F., Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone, and A. Sangiovanni-Vincentelli. Metropolis: An Integrated Electronic System Design Environment. Computer, 36(4):45\u201352, 2003.","journal-title":"Computer"},{"key":"654_CR7","doi-asserted-by":"crossref","unstructured":"Brunel, J.-Y., W.M. Kruijtzer, H.J.H.N. Kenter, F. Petrot, L. Pasquier, E.A. de Kock, and W.J.M. Smits. COSY Communication IP\u2019s. In Proceedings of the 37th Conference on Design Automation, ACM Press, 2000, pp 406\u2013409.","DOI":"10.1145\/337292.337515"},{"key":"654_CR8","doi-asserted-by":"crossref","unstructured":"Cesario, W., A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A.A. Jerraya, and M. Diaz-Nava. Component-based Design Approach for Multicore SoCs. In Proceedings of the 39th Conference on Design Automation, ACM Press, 2002, pp. 789\u2013794.","DOI":"10.1145\/513918.514115"},{"key":"654_CR9","doi-asserted-by":"crossref","unstructured":"Ces\u00e1rio, WO., L. Gauthier, D. Lyonnard, G. Nicolescu, and A.A. Jerraya. Object-based Hardware\/Software Component Interconnection Model for Interface design in System-on-a-Chip Circuits. Journal of Systems and Software, 70(3):229\u2013244, 2004.","DOI":"10.1016\/S0164-1212(03)00071-2"},{"key":"654_CR10","unstructured":"Coware company. available at http:\/\/www.coware.com, February 2006."},{"key":"654_CR11","doi-asserted-by":"crossref","unstructured":"de Kock, E.A., W.J.M. Smits, P.van der. Wolf, J.-Y. Brunel, W.M. Kruijtzer, P. Lieverse, KA. Vissers, and G. Essink. YAPI: application modeling for Signal Processing Systems. In Proceedings of the 37th Conference on Design Automation, ACM Press 2000, pp. 402\u2013405.","DOI":"10.1145\/337292.337511"},{"key":"654_CR12","doi-asserted-by":"crossref","unstructured":"Dziri, M.-A., WO. Ces\u00e1rio, F.R. Wagner, and A.A. Jerraya. Unified Component Integration Flow for Multi-Processor SoC Design and Validation. In Proceedings of DATE, 2004, pp 1132\u20131137.","DOI":"10.1109\/DATE.2004.1269044"},{"key":"654_CR13","unstructured":"Gajski, D. et al. System-on-Chip Environment (SCE) Tutorial. Technical report, Center for Embedded Computer Systems Information and Computer Science, University of California, Irvine, September 2002."},{"key":"654_CR14","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., J.S. Ringenberg, D. Ernst, T.M. Austin, T. Mudge, and R.B. Brown. MiBench: A Free, Commercially Representative Embedded Benchmark Suite. In Proceedings of the IEEE 4th Annual Workshop on Workload Characterization, December 2001.","DOI":"10.1109\/WWC.2001.990739"},{"key":"654_CR15","doi-asserted-by":"crossref","unstructured":"Halambi, A., P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau. EXPRESSION: a Language for Architecture Exploration Through Compiler\/Simulator Retargetability. In Proceedings of the Conference on Design, Automation and Test in Europe, ACM Press, 1999, page 100.","DOI":"10.1145\/307418.307549"},{"key":"654_CR16","doi-asserted-by":"crossref","unstructured":"Hoffmann, A., T. Kogel, A. Noah, G. Braun, O. Schliebush, O. Wahlen, A. Wieferink, and H. Meyer. A Novel Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using a Machine Description Language. In IEEE Transactions on Computer-Aided-Design, November 2001, pp. 1338\u20131354.","DOI":"10.1109\/43.959863"},{"key":"654_CR17","unstructured":"http:\/\/www.archc.org. The ArchC Resource Center."},{"key":"654_CR18","unstructured":"http:\/\/www.eclipse.org. Eclipse Open Source Community."},{"key":"654_CR19","unstructured":"http:\/\/www.tensilica.com. Tensilica Company."},{"key":"654_CR20","unstructured":"Kahn, G. The Semantics of a Simple Language for Parallel Programming. In Proceedings of the IFIP Congress 74, North Holland Publishing Co., 1974, pp. 471\u2013475."},{"key":"654_CR21","unstructured":"Lee, C., M. Potkonjak, and WH. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In Proceedings of the 30th Annual International Symposium on Microarchitecture(Micro-30), December 1997."},{"key":"654_CR22","doi-asserted-by":"crossref","unstructured":"Lieverse, P., T. Stefanov, PV. Wolf, and Ed. Deprettere. System Level Design with Spade: an M-JPEG Case Study. In Proceedings of the 2001 IEEE\/ACM International Conference on Computer-aided Design, IEEE Press, 2001, pp. 31\u201338.","DOI":"10.1109\/ICCAD.2001.968594"},{"key":"654_CR23","unstructured":"Eugenia Gabriela Nuta Nicolescu. Sp\u00c8cification et validation des syst\u00cbmes h\u00c8t\u00c8rog\u00cbnes embarques. PhD thesis, TIMA Laboratory, November 2002."},{"key":"654_CR24","doi-asserted-by":"crossref","unstructured":"Paulin, P.G., C. Pilkington, and E. Bensoudane. StepNP: A System-Level Exploration Platform for Network Processors. IEEE Design & Test of Computers, 2002, pp. 17\u201326.","DOI":"10.1109\/MDT.2002.1047740"},{"key":"654_CR25","doi-asserted-by":"crossref","unstructured":"Paulin, P.G., C. Pilkington, E. Bensoudane, M. Langevin, and D. Lyonnard. Application of a Multi-Processor SoC Platform to High-Speed Packet Forwarding. In Proceedings of DATE, pp. 58\u201363, 2004.","DOI":"10.1109\/DATE.2004.1269203"},{"key":"654_CR26","doi-asserted-by":"crossref","unstructured":"Shin, D., S. Abdi, and D. Gajski. Automatic Generation of Bus Functional Models from Transaction Level Models. In Proceedings of ASP-DAC, 2004, pp. 756\u2013758.","DOI":"10.1109\/ASPDAC.2004.1337694"},{"key":"654_CR27","unstructured":"SPARC International, Inc. The SPARC Architecture Manual - Revision SAV080SI9308."},{"key":"654_CR28","unstructured":"The ArchC Team. The ArchC Architecture Description Language Reference Manual. Computer Systems Laboratory (LSC) - Institute of Computing, University of Campinas, http:\/\/www.archc.org, 2006."},{"issue":"3","key":"654_CR29","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1109\/MC.2001.910903","volume":"34","author":"F. Vahid","year":"2001","unstructured":"Vahid, F., and T. Givargis. Platform Tuning for Embedded Systems Design. IEEE Computer, 34(3):112\u2013114, 2001.","journal-title":"IEEE Computer"},{"key":"654_CR30","doi-asserted-by":"crossref","unstructured":"Wieferink, A., T. Kogel, R. Leupers, G. Ascheid, H. Meyr, G. Braun, and A. Nohl. A System Level Processor\/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platform. In Proceedings of DATE, 2004, pp. 1256\u20131263.","DOI":"10.1109\/DATE.2004.1269068"},{"key":"654_CR31","doi-asserted-by":"crossref","unstructured":"Wolf, W. The Future of Multiprocessor Systems-on-Chips. In Proceedings of the 41st Annual Conference on Design Automation, ACM Press, New York, NY, USA, 2004, pp. 681\u2013685.","DOI":"10.1145\/996566.996753"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-006-0654-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-006-0654-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-006-0654-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T19:19:11Z","timestamp":1736709551000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-006-0654-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":31,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,12]]}},"alternative-id":["654"],"URL":"https:\/\/doi.org\/10.1007\/s10617-006-0654-9","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2005,12]]}}}