{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T11:59:26Z","timestamp":1648987166425},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2005,3,1]],"date-time":"2005-03-01T00:00:00Z","timestamp":1109635200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2005,3]]},"DOI":"10.1007\/s10617-006-8706-8","type":"journal-article","created":{"date-parts":[[2006,7,19]],"date-time":"2006-07-19T01:00:03Z","timestamp":1153270803000},"page":"5-26","source":"Crossref","is-referenced-by-count":0,"title":["Estimating data bus size for custom processors in embedded systems"],"prefix":"10.1007","volume":"10","author":[{"given":"Emre","family":"\u00d6zer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy P.","family":"Nisbet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Gregg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Owen","family":"Callanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,7,19]]},"reference":[{"key":"8706_CR1","unstructured":"Chatterjee, A., P. Ellervee, V.J. Mooney, J.C. Park, K-W. Choi, and K. Puttaswamy. System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory. In Proceedings of the 15th international symposium on System Synthesis, 2002."},{"key":"8706_CR2","doi-asserted-by":"crossref","unstructured":"Citron, D. Exploiting Low Entropy to Reduce Wire Delay. In Computer Architecture Letters, volume 3, Jan. 2004.","DOI":"10.1109\/L-CA.2004.7"},{"key":"8706_CR3","volume-title":"Probability and Statistics, The Science of Uncertainty","author":"M.J. Evans","year":"2004","unstructured":"Evans, M.J. and J.S. Rosenthal. Probability and Statistics, The Science of Uncertainty. W.H. Freeman and Company, New York, 2004."},{"key":"8706_CR4","doi-asserted-by":"crossref","unstructured":"Gasteier, M. and M. Glesner. Bus-based communication synthesis on system level. ACM Transactions on Design Automation of Electronics Systems, 4(1), Jan. 1999.","DOI":"10.1145\/298865.298866"},{"key":"8706_CR5","doi-asserted-by":"crossref","unstructured":"Ramazan Gen\u00e7ay, Faruk Sel\u00e7uk, and Abdurrahman Ulug\u00fclya\u011fc\u0131. EVIM: A Software Package for Extreme Value Analysis in MATLAB. Studies in Nonlinear Dynamics and Econometrics, 5(3), Oct. 2001.","DOI":"10.2202\/1558-3708.1080"},{"key":"8706_CR6","unstructured":"Givargis, T. and F. Vahid. Interface Exploration for Reduced Power in Core-Based Systems. In International Symposium on System Synthesis (ISSS), Dec. 1998."},{"key":"8706_CR7","unstructured":"Guthaus, M.R., J.S. Ringenberg, D. Ernst, T.M. Austin, T. Mudge, and R.B. Brown. MiBench: A Free, Commercially Representative Embedded Benchmark Suite. In the IEEE 4th Annual Workshop on Workload Characterization, Austin, TX, Dec. 2001."},{"key":"8706_CR8","doi-asserted-by":"crossref","unstructured":"Ho, R., W. Mai, and M.A. Horowitz. The Future of Wires. Proceedings of the IEEE, 89(4), April 2001.","DOI":"10.1109\/5.920580"},{"key":"8706_CR9","unstructured":"Komatsu, S., M. Ikeda, and K. Asada. Bus Data Encoding with Coupling-driven Adaptive Code-book Method for Low Power Data Transmission. In 27th European Solid State Circuits Conference, Villach, Austria, Sep. 2001."},{"key":"8706_CR10","doi-asserted-by":"crossref","unstructured":"Kotz, S. and S. Nadaraj. Extreme Value Distributions, Theory and Applications. Imperial College Press, 2000.","DOI":"10.1142\/p191"},{"key":"8706_CR11","doi-asserted-by":"crossref","unstructured":"Kretzschmar, C., R. Siegmund, and D. M\u00fcller. Adaptive Bus Encoding Technique for Switching Activity Reduced Data Transfer over Wide System Buses. In Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation: 10th International Workshop (PATMOS 2000), Sep. 2000.","DOI":"10.1007\/3-540-45373-3_8"},{"key":"8706_CR12","unstructured":"Law, A.M. and W.D. Kelton. Simulation Modeling and Analysis. McGraw Hill, 3rd ed., 2000."},{"key":"8706_CR13","unstructured":"Lee, C., M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In Proceedings of the 30th Annual IEEE\/ACM International Conference on Microarchitecture (Micro-30), Raleigh, N.C., Dec. 1997."},{"key":"8706_CR14","unstructured":"Lemieux, J. Introduction to ARM Thumb, http:\/\/www.embedded.com\/showarticle.jhtml?articleid=15200241, 2003."},{"key":"8706_CR15","unstructured":"Lv, T., J. Henkel, H. Lekatsas, and W. Wolf. An Adaptive Dictionary Encoding Scheme for SOC Data Buses. In Proceedings of the conference on Design, Automation and Test in Europe (DATE), 2002."},{"key":"8706_CR16","unstructured":"Narayan, S. and D.D. Gajski. Synthesis of System-Level Bus Interfaces. In Proceedings of the European Conference on Design Automation (EDAC), 1994."},{"key":"8706_CR17","unstructured":"Pandey, S., H. Zimmer, M. Glesner, and M. M\u00fchlh\u00e4user. High level hardware software communication estimation in shared memory architecture. In IEEE International Symposium on Circuit and Systems (ISCAS\u20322005), Kobe, Japan, May 2005."},{"key":"8706_CR18","unstructured":"Rabaey, J.M., A. Chandrakasan, and B. Nikoli\u0107. Digital Integrated Circuits. Prentice Hall Electronics and VLSI Series, 2003."},{"key":"8706_CR19","doi-asserted-by":"crossref","unstructured":"Ramprasad, S., N.R. Shanbhag, and I.N. Hajj. A Coding Framework for Low-power Address and Data busses. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 7(2), June 1999.","DOI":"10.1109\/92.766748"},{"key":"8706_CR20","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-0348-6336-0","volume-title":"Statistical Analysis of Extreme Values","author":"R.D. Reiss","year":"1997","unstructured":"Reiss, R.D. and M. Thomas. Statistical Analysis of Extreme Values. Birkh\u00e4user Verlag, Basel, Switzerland, 1997."},{"key":"8706_CR21","doi-asserted-by":"crossref","unstructured":"Shin, Y. and T. Sakurai. Coupling-Driven Bus Design for Low-Power Application-Specific Systems. In the 38th Annual ACM\/IEEE Conference on Design Automation, Las Vegas, 2001.","DOI":"10.1145\/378239.379059"},{"key":"8706_CR22","unstructured":"Sotiriadis, P.P. and A. Chandrakasan. Low Power Bus Coding Techniques Considering Inter-wire Capacitances. In CICC 2000, May 2000."},{"key":"8706_CR23","doi-asserted-by":"crossref","unstructured":"Sotiriadis, P. and A. Chandrakasan. Reducing Bus Delay in Submicron Technology Using Coding. In IEEE Asia and South Pacific Design Automation Conf., 2001.","DOI":"10.1145\/370155.370294"},{"key":"8706_CR24","doi-asserted-by":"crossref","unstructured":"Stan, M.R. and W.P. Burleson. Bus-Invert Coding for Low Power I\/O. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 3(1), March 1995.","DOI":"10.1109\/92.365453"},{"key":"8706_CR25","doi-asserted-by":"crossref","unstructured":"Suresh, D.C., B. Agrawal, J. Yang, W. Najjar, and L. Bhuyan. Power Efficient Encoding Techniques for Off-chip Data Buses. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, 2003.","DOI":"10.1145\/951710.951745"},{"key":"8706_CR26","unstructured":"Bret Victor and Kurt Keutzer. Bus Encoding to Prevent Crosstalk Delay. In International Conference on Computer-Aided Design (ICCAD \u203201), Nov. 2001."},{"key":"8706_CR27","unstructured":"Williams, J. HCS12 External Bus Design. In Application Note. Freescale Semiconductor, Aug. 2004."},{"key":"8706_CR28","doi-asserted-by":"crossref","unstructured":"Wilson, R.P., R.S. French, C.S. Wilson, S. Amarasinghe, J.M. Anderson, S.W.K. Tjiang, S.W. Liao, C.W. Tseng, M.W. Hall, M.S. Lam, and J.L. Hennessy. SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers. Technical report, Computer Systems Laboratory, Stanford University, 1994.","DOI":"10.1145\/193209.193217"},{"key":"8706_CR29","doi-asserted-by":"crossref","unstructured":"Yang, J. and R. Gupta. FV Encoding for Low-Power Data I\/O. In Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design, Aug. 2001.","DOI":"10.1145\/383082.383100"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-006-8706-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-006-8706-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-006-8706-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T19:29:33Z","timestamp":1559244573000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-006-8706-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,3]]},"references-count":29,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2005,3]]}},"alternative-id":["8706"],"URL":"https:\/\/doi.org\/10.1007\/s10617-006-8706-8","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,3]]}}}