{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T05:29:53Z","timestamp":1736486993444,"version":"3.32.0"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2005,3,1]],"date-time":"2005-03-01T00:00:00Z","timestamp":1109635200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2005,3]]},"DOI":"10.1007\/s10617-006-9045-5","type":"journal-article","created":{"date-parts":[[2006,7,19]],"date-time":"2006-07-19T01:00:03Z","timestamp":1153270803000},"page":"49-67","source":"Crossref","is-referenced-by-count":7,"title":["Reducing the complexity of instruction-level power models for VLIW processors"],"prefix":"10.1007","volume":"10","author":[{"given":"A.","family":"Bona","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Silvano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Zaccaria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Zafalon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,7,19]]},"reference":[{"issue":"4","key":"9045_CR1","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1109\/92.335012","volume":"2","author":"V. Tiwari","year":"1994","unstructured":"Tiwari, V., S. Malik, and A. Wolfe. Power Analysis of Embedded Software: A First Step Towards Software Power Minimization. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, no. 4, pp. 437\u2013445, 1994.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"1","key":"9045_CR2","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1109\/92.555992","volume":"5","author":"T. Lee","year":"1997","unstructured":"Lee, T., V. Tiwari, and S. Malik. Power Analysis and Minimization Techniques for Embedded DSP Software. In IEEE Transactions on VLSI Systems, vol. 5, no. 1, pp. 123\u2013135, 1997.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"r92","key":"9045_CR3","doi-asserted-by":"crossref","first-page":"998","DOI":"10.1109\/TCAD.2002.801105","volume":"21","author":"M. Sami","year":"September 2002","unstructured":"Sami, M., D. Sciuto, C. Silvano, and V. Zaccaria. An Instruction-Level Energy Model for Embedded VLIW Architectures. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. r92, September 2002, pp. 998\u20131010.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9045_CR4","doi-asserted-by":"crossref","unstructured":"Bona, A., M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, and R. Zafalon. Energy Estimation and Optimization of Embedded VLIW Processors Based on Instruction Clustering. In Proceedings of the 39th Design Automation Conference DAC\u201902, June 2002, pp. 886\u2013891.","DOI":"10.1145\/513918.514137"},{"key":"9045_CR5","doi-asserted-by":"crossref","unstructured":"Tiwari, V., S. Malik, A. Wolfe, and M. Lee. Instruction Level Power Analysis and Optimization of Software. In J. VLSI Signal Processing, pp. 1\u201318, 1996.","DOI":"10.1007\/978-1-4613-1453-0_9"},{"key":"9045_CR6","doi-asserted-by":"crossref","unstructured":"Russell, J., and M. Jacome. Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors. In International Conference on Computer Design: VLSI in Computers and Processors, pp. 328\u2013333, 1998.","DOI":"10.1109\/ICCD.1998.727070"},{"key":"9045_CR7","doi-asserted-by":"crossref","unstructured":"Trifone, D., D. Sarta and G. Ascia. A Data Dependent Approach to Instruction Level Power Estimation. In Proc. IEEE Alessandro Volta Memorial Workshop on Low Power Design, Como, Italy, March 1999, pp. 182\u2013190.","DOI":"10.1109\/LPD.1999.750419"},{"key":"9045_CR8","unstructured":"Klass, B., D. Thomas, H. Schmit, and D. Nagle. Modeling Inter-Instruction Energy Effects in a Digital Signal Processor. In Power-Driven Microarchitecture Workshop, June 1998."},{"key":"9045_CR9","doi-asserted-by":"crossref","unstructured":"Ye, W., N. Vijaykrishnan, M. Kandemir, and M. Irwin. The Design and Use of Simplepower: A Cycleaccurate Energy Estimation Tool. In Proc. 37th Design Automation Conference, Los Angeles, CA, June 2000.","DOI":"10.1145\/337292.337436"},{"key":"9045_CR10","doi-asserted-by":"crossref","unstructured":"Vijaykrishnan, N., M. Kandemir, M.J. Irwin, H.S. Kim, and W. Ye. Energy-Driven Integrated Hardware-Software Optimizations Using Simplepower. In ISCA 2000: 2000 International Symposium on Computer Architecture, Vancouver BC, Canada, June 2000.","DOI":"10.1145\/339647.339659"},{"key":"9045_CR11","doi-asserted-by":"crossref","unstructured":"Li, Y., and J. Henkel. A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW\/SW Systems. In DAC-35: ACM\/IEEE Design Automation Conference, June 1998.","DOI":"10.1145\/277044.277097"},{"issue":"2","key":"9045_CR12","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1109\/92.831433","volume":"8","author":"T. M. Conte","year":"April 2000","unstructured":"Conte, T. M., K. N. Menezes, S. W. Sathaye, and M. C. Toburen. System-Level Power Consumption Modeling and Tradeoff Analysis Techniques for Superscalar Processor Design. In IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 2, April 2000, pp. 129\u2013137.","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"key":"9045_CR13","doi-asserted-by":"crossref","unstructured":"Brooks, D., V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Proceedings ISCA 2000, pp. 83\u201394, 2000.","DOI":"10.1145\/339647.339657"},{"key":"9045_CR14","doi-asserted-by":"crossref","unstructured":"Bellas, N., I. N. Hajj, D. Polychronopoulos, and G. Stamoulis. Architectural and Compiler Techniques for Energy Reduction in High-Performance Microprocessors. In IEEE Transactions on Very Large Scale of Integration (VLSI) Systems, vol. 8, no. 3, June 2000.","DOI":"10.1109\/92.845897"},{"key":"9045_CR15","doi-asserted-by":"crossref","unstructured":"Bahar, R. I., G. Albera, and S. Manne. Power and Performance Tradeoffs Using Various Caching Strategies. In ISLPED-98: ACM\/IEEE Int. Symposium on Low Power Electronics and Design, Monterey, CA, 1998.","DOI":"10.1145\/280756.295115"},{"key":"9045_CR16","doi-asserted-by":"crossref","unstructured":"Givargis, T. D., F. Vahid, and J\u00f6rg Henkel. Evaluating Power Consumption of Parameterized Cache and Bus Architectures in System-on-a-Chip Designs. In IEEE Transactions on Very Large Scale of Integration (VLSI) Systems, vol. 9, no. 4, August 2001.","DOI":"10.1109\/92.931227"},{"key":"9045_CR17","doi-asserted-by":"crossref","unstructured":"Su, C. L., and A. M. Despain. Cache Design Trade-Offs for Power and Performance Optimization: A Case Study. In ISLPED-95: ACM\/IEEE Int. Symposium on Low Power Electronics and Design, 1995.","DOI":"10.1145\/224081.224093"},{"key":"9045_CR18","doi-asserted-by":"crossref","unstructured":"Kamble, M. B., and K. Ghose. Analytical Energy Dissipation Models for Low Power Caches. In ISLPED-97: ACM\/IEEE Int. Symposium on Low Power Electronics and Design, 1997.","DOI":"10.1145\/263272.263310"},{"key":"9045_CR19","unstructured":"Wilton, S. E., and N. Jouppi. An Enhanced Access and Cycle Time Model for On-Chip Caches. In Tech. Rep. 93\/5, Digital Equipment Corporation Western Research Lab., 1994."},{"key":"9045_CR20","doi-asserted-by":"crossref","unstructured":"Hicks, P., M. Walnock, and R. M. Owens. Analysis of Power Consumption in Memory Hierarchies. In ISLPED-97: ACM\/IEEE Int. Symposium on Low Power Electronics and Design, Monterey, CA, pp. 239\u2013242, 1997.","DOI":"10.1145\/263272.263342"},{"key":"9045_CR21","unstructured":"Shiue, W.-T., and C. Chakrabarti. Power Estimation of System-Level Buses for Microprocessor-Based Architectures: A Case Study. In Proc. DAC99: Design Automation Conference, New Orleans, LU, 1999."},{"issue":"8","key":"9045_CR22","doi-asserted-by":"crossref","first-page":"889","DOI":"10.1109\/TCAD.2002.800451","volume":"CAD-21","author":"V.S. Lapinskii","year":"August 2002","unstructured":"Lapinskii, V.S., M.F. Jacome, and G.A. de Veciana. Application-Specific Clustered VLIW Datapaths: Early Exploration on a Parameterized Design Space. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. CAD-21, no. 8, August 2002, pp. 889\u2013903.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9045_CR23","doi-asserted-by":"crossref","unstructured":"Faraboschi, P., G. Brown, J. Fisher, G. Desoli, and F. Homewood. Lx: A Technology Platform for Customizable Vliw Embedded Processing. In Proceedings of the International Symposium on Computer Architecture, June 2000, pp. 203\u2013213.","DOI":"10.1145\/342001.339682"},{"issue":"3","key":"9045_CR24","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1145\/331499.331504","volume":"31","author":"A. K. Jain","year":"September 1999","unstructured":"Jain, A. K., M. N. Murty, and P. J. Flynn. Data Clustering: A Review. In ACM Comp. Surveys, vol. 31, no. 3, September 1999, pp. 264\u2013323.","journal-title":"ACM Comp. Surveys"},{"key":"9045_CR25","unstructured":"Gennari, J. H. A Survey of Clustering Methods. In Technical Report ICS-TR-89-38, University of California, Irvine, Department of Information and Computer Science, October 1989."},{"key":"9045_CR26","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1109\/92.736123","volume":"6","author":"Q. Wu","year":"December 1998","unstructured":"Wu, Q., Q. Qiu, M. Pedram, and C. Ding. Cycle-Accurate Macromodels for RT-level Power Analysis. In IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 6, December 1998, pp. 520\u2013528.","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"key":"9045_CR27","doi-asserted-by":"crossref","unstructured":"Lee, C., J. K. Lee, and T. T. Hwang. Compiler Optimization on Instruction Scheduling for Low Power. In Proceedings of The 13th International Symposium on System Synthesis. September 20\u201322, 2000, pp. 55\u201360, IEEE Computer Society Press.","DOI":"10.1145\/762488.762494"},{"key":"9045_CR28","unstructured":"Lee, C., M. Potkonjak, and W. H. Mangione-Smith. Mediabench: A Tool for Evaluating Multimedia and Communication Systems. In Proceedings of Micro 30, 1997."},{"issue":"5","key":"9045_CR29","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/4.509850","volume":"31","author":"S. Wilton","year":"1996","unstructured":"Wilton, S., and N. Jouppi. CACTI:An Enhanced Cache Access and Cycle Time Model. In IEEE Journal of Solid-State Circuits, vol. 31, no. 5, pp. 677\u2013688, 1996.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"9045_CR30","volume-title":"Data Structures and Algorithms","author":"A. Aho","year":"1983","unstructured":"Aho, A., J. Hopcroft, and J. Ullman. Data Structures and Algorithms, Addison-Wesley, Reading, MA, USA, 1983."}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-006-9045-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-006-9045-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-006-9045-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,9]],"date-time":"2025-01-09T23:55:39Z","timestamp":1736466939000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-006-9045-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,3]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2005,3]]}},"alternative-id":["9045"],"URL":"https:\/\/doi.org\/10.1007\/s10617-006-9045-5","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2005,3]]}}}