{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,13]],"date-time":"2025-01-13T20:40:08Z","timestamp":1736800808820,"version":"3.33.0"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,3,1]],"date-time":"2007-03-01T00:00:00Z","timestamp":1172707200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2007,3]]},"DOI":"10.1007\/s10617-006-9588-7","type":"journal-article","created":{"date-parts":[[2007,2,14]],"date-time":"2007-02-14T13:11:02Z","timestamp":1171458662000},"page":"1-23","source":"Crossref","is-referenced-by-count":3,"title":["Efficient architecture\/compiler co-exploration using analytical models"],"prefix":"10.1007","volume":"11","author":[{"given":"Cristina","family":"Silvano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"Agosta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Palermo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9588_CR1","doi-asserted-by":"crossref","unstructured":"Vijaykrishnan, N. et al. Evaluating Integrated Hardware-Software Optimizations Using a Unified Energy Estimation Framework. IEEE Trans. on Computers, 52(1):59\u201376, Jan. 2003.","DOI":"10.1109\/TC.2003.1159754"},{"issue":"6","key":"9588_CR2","doi-asserted-by":"crossref","first-page":"801","DOI":"10.1109\/92.974893","volume":"9","author":"M. Kandemir","year":"Dec. 2001","unstructured":"Kandemir, M. et al. Influence of Compiler Optimizations on System Power. IEEE Trans. on VLSI Systems, 9(6):801\u2013804, Dec. 2001.","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"9588_CR3","doi-asserted-by":"crossref","unstructured":"Fischer, D., J. Teich, M. Thies, and R. Weper. Efficient Architecture\/Compiler Co-exploration for ASIPs. In CASES \u201902: Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, ACM Press, New York, NY, USA, 2002, pp. 27\u201334.","DOI":"10.1145\/581630.581635"},{"key":"9588_CR4","doi-asserted-by":"crossref","unstructured":"Agosta, G., G. Palermo, and C. Silvano. Multi-objective Co-exploration of Source Code Transformations and Design Space Architectures for Low-power Embedded Systems. In SAC \u201904: Proceedings of the 2004 ACM Symposium on Applied computing, Nicosia, Cyprus, ACM Press, New York, NY, USA, 2004, pp. 891\u2013896.","DOI":"10.1145\/967900.968080"},{"key":"9588_CR5","doi-asserted-by":"crossref","unstructured":"Conte, T.M., K.N. Menezes, S.W. Sathaye, and M.C. Toburen. System-level Power Consumption Modeling and Tradeoff Analysis Techniques for Superscalar Processor Design. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 8(2):129\u2013137, April 2000.","DOI":"10.1109\/92.831433"},{"key":"9588_CR6","unstructured":"Austin, T.M., D. Burger, and S. Bennett. Evaluating Future Microprocessors: The SimpleScalar Tool Set. Tech. Rep. CS-TR-1996-1308, University of Wisconsin, 1996."},{"key":"9588_CR7","doi-asserted-by":"crossref","unstructured":"Tiwari, V., D. Brooks, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Proceedings ISCA2000, 2000, pp. 83\u201394.","DOI":"10.1145\/342001.339657"},{"key":"9588_CR8","doi-asserted-by":"crossref","unstructured":"Vijaykrishnan, N., M. Kandemir, M.J. Irwin, H.S. Kim, and W. Ye. Energy-Driven Integrated Hardware-Software Optimizations Using SimplePower. ISCA 2000, June 2000.","DOI":"10.1145\/339647.339659"},{"key":"9588_CR9","doi-asserted-by":"crossref","unstructured":"Givargis, T.D. and F. Vahid. Platune: A Tuning Framework for System-on-a-chip Platforms. IEEE Transactions on, Computer-Aided Design of Integrated Circuits and Systems, 21(11):1317\u20131327, Nov. 2002.","DOI":"10.1109\/TCAD.2002.804107"},{"key":"9588_CR10","doi-asserted-by":"crossref","unstructured":"Palesi, M. and T. Givargis. Multi-objective Design Space Exploration Using Genetic Algorithms. In Proceedings of the Tenth International Symposium on Hardware\/Software Codesign, 2002. CODES 2002, May 6\u20138, 2002.","DOI":"10.1145\/774789.774804"},{"key":"9588_CR11","doi-asserted-by":"crossref","unstructured":"Palermo, G., C. Silvano, and V. Zaccaria. A Flexible Framework for Fast Multi-objective Design Space Exploration of Embedded Systems. In PATMOS, 2003, pp. 249\u2013258.","DOI":"10.1007\/978-3-540-39762-5_31"},{"key":"9588_CR12","doi-asserted-by":"crossref","unstructured":"Bacon, D.F., S.L. Graham, and O.J. Sharp. Compiler Transformations for High-Performance Computing. ACM Computing Surveys, 26(4):345\u2013420, 1994.","DOI":"10.1145\/197405.197406"},{"issue":"2","key":"9588_CR13","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1145\/335043.335044","volume":"5","author":"L. Benini","year":"2000","unstructured":"Benini, L. and G. De Micheli. System-Level Power Optimization Techniques and Tools. ACM TODAES, 5(2):115\u2013192, 2000.","journal-title":"ACM TODAES"},{"key":"9588_CR14","unstructured":"De Micheli, G., T. Simunic, L. Benini, and M. Hans. Source-Code Optimization and Profiling of Energy Consumption in Embedded Systems. In Proc. of ISSS00, 2000, 193\u2013198."},{"key":"9588_CR15","doi-asserted-by":"crossref","unstructured":"Tiwari, V., S. Malik, A. Wolfe, and M. Lee. Instruction Level Power Analysis and Optimization of Software. J. VLSI Signal Processing, pp. 1\u201318, 1996.","DOI":"10.1007\/978-1-4613-1453-0_9"},{"issue":"2","key":"9588_CR16","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1145\/375977.375978","volume":"6","author":"P.R. Panda","year":"2001","unstructured":"Panda, P.R., F. Catthoor, N.D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandercappelle, and P.G. Kjeldsberg. Data and Memory Optimization Techniques for Embedded Systems. ACM Trans. Des. Autom. Electron. Syst., 6(2):149\u2013206, 2001.","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"9588_CR17","doi-asserted-by":"crossref","unstructured":"Chung, E.-Y., L. Benini, and G. De Micheli. Automatic Source Code Specialization for Energy Reduction. In ISLPED \u201901: Proceedings of the 2001 International Symposium on Low Power Electronics and Design, ACM Press, New York, NY, USA, 2001, pp. 80\u201383.","DOI":"10.1145\/383082.383099"},{"key":"9588_CR18","doi-asserted-by":"crossref","unstructured":"Franke, B., M. O\u2019Boyle, J. Thomson, and G. Fursin. Probabilistic Source-level Optimisation of Embedded Programs. In LCTES\u201905: Proceedings of the 2005 ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, ACM Press, New York, NY, USA, 2005, pp. 78\u201386.","DOI":"10.1145\/1065910.1065922"},{"key":"9588_CR19","doi-asserted-by":"crossref","unstructured":"Givargis, T.D., F. Vahid, and J. Henkel. Evaluating Power Consumption of Parameterized Cache and Bus Architectures in System-on-a-Chip Designs. IEEE Transactions on VLSI Systems, 9(4), Aug. 2001.","DOI":"10.1109\/92.931227"},{"key":"9588_CR20","doi-asserted-by":"crossref","unstructured":"Benini, L., E.-Y. Chung, and G. De Micheli. Source Code Transformation based on Software Cost Analysis. In Proc. of ISSS2001, 2001, pp. 153\u2013158.","DOI":"10.1145\/500001.500036"},{"key":"9588_CR21","doi-asserted-by":"crossref","unstructured":"Brandolese, C.W. Fornaciari, F. Salice, and D. Sciuto. Analysis and Modeling of Energy Reducing Source Code Transformations. In DATE, 2004, pp. 306\u2013311.","DOI":"10.1109\/DATE.2004.1269255"},{"key":"9588_CR22","doi-asserted-by":"crossref","unstructured":"Li, Y. and J. Henkel. A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW\/SW Systems. DAC-35, June 1998.","DOI":"10.1145\/277044.277097"},{"key":"9588_CR23","doi-asserted-by":"crossref","unstructured":"Bellas, N., I.N. Hajj, D. Polychronopoulos, and G. Stamoulis. Architectural and Compiler Techniques for Energy Reduction in High-Performance Microprocessors. IEEE Transactions on VLSI Systems, 8(3), June 2000.","DOI":"10.1109\/92.845897"},{"key":"9588_CR24","doi-asserted-by":"crossref","unstructured":"Wieferink, A., T. Kogel, R. Leupers, G. Ascheid, H. Meyr, G. Braun, and A. Nohl. A System Level Processor\/Communication Co-exploration Methodology for Multi-processor System-on-chip Platforms. In DATE \u201904: Proceedings of the Conference on Design, Automation and Test in Europe, IEEE Computer Society, Washington, DC, USA, 2004, p. 21256.","DOI":"10.1049\/ip-cdt:20045058"},{"key":"9588_CR25","doi-asserted-by":"crossref","unstructured":"Halambi, A., P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau. EXPRESSION: A Language for Architecture Exploration through Compiler\/Simulator Retargetability. In DATE \u201999: Proceedings of the Conference on Design, Automation and Test in Europe, ACM Press, New York, NY, USA, 1999, p. 100.","DOI":"10.1145\/307418.307549"},{"key":"9588_CR26","doi-asserted-by":"crossref","unstructured":"Shrivastava, A., N. Dutt, A. Nicolau, and E. Earlie, PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors. In DATE \u201905: Proceedings of the conference on Design, Automation and Test in Europe, IEEE Computer Society, Washington, DC, USA, 2005, pp. 1264\u20131269.","DOI":"10.1109\/DATE.2005.236"},{"issue":"12","key":"9588_CR27","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/193209.193217","volume":"29","author":"R.P. Wilson","year":"1994","unstructured":"Wilson R.P. et al. SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers SIGPLAN Notices, 29(12):31\u201337, 1994.","journal-title":"SIGPLAN Notices"},{"key":"9588_CR28","doi-asserted-by":"crossref","unstructured":"Czyak, P. and A. Jaszkiewicz. Pareto Simulated Annealing\u2014A Metaheuristic Technique for Multiple-objective Combinatorial Optimisation. Journal of Multi-Criteria Decision Analysis, (7):34\u201347, April 1998.","DOI":"10.1002\/(SICI)1099-1360(199801)7:1<34::AID-MCDA161>3.0.CO;2-6"},{"issue":"3","key":"9588_CR29","first-page":"305","volume":"1","author":"G. Palermo","year":"2005","unstructured":"Palermo, G., C. Silvano, and V. Zaccaria. Multi-objective Design Space Exploration of Embedded Systems. Journal of Embedded Computing, 1(3):305\u2013316, 2005.","journal-title":"Journal of Embedded Computing"},{"key":"9588_CR30","doi-asserted-by":"crossref","unstructured":"Givargis, T.D. and F. Vahid. Parameterized System Design. In Proceedings of the Eighth International Workshop on Hardware\/Software Codesign, ACM Press, 2000, pp. 98\u2013102.","DOI":"10.1145\/334012.334031"},{"key":"9588_CR31","unstructured":"Hennessy, J.L. and D.A. Patterson. Computer Architecture A Quantative Approach, 3rd edition, Morgan Kaufmann Publisher Inc., CA, 2003."},{"issue":"10","key":"9588_CR32","doi-asserted-by":"crossref","first-page":"1203","DOI":"10.1109\/TC.2005.165","volume":"54","author":"A Gordon-Ross","year":"2006","unstructured":"Gordon-Ross, A, and F. Vahid. Frequent loop Detection Using Efficient Nonintrusive On-chip Hardware. IEEE Transactions on Computers, 54(10):1203\u20131215, 2006.","journal-title":"IEEE Transactions on Computers"},{"issue":"4","key":"9588_CR33","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1109\/4235.797969","volume":"3","author":"E. Zitzler","year":"1999","unstructured":"Zitzler, E. and L. Thiele, Multiobjective Evolutionary Algorithms: A Comparative Case Study and the Strength Pareto Approach. IEEE Transactions on Evolutionary Computation, 3(4):257\u2013271, 1999.","journal-title":"IEEE Transactions on Evolutionary Computation"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-006-9588-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-006-9588-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-006-9588-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,13]],"date-time":"2025-01-13T20:06:07Z","timestamp":1736798767000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-006-9588-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3]]},"references-count":33,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2007,3]]}},"alternative-id":["9588"],"URL":"https:\/\/doi.org\/10.1007\/s10617-006-9588-7","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2007,3]]}}}