{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,8]],"date-time":"2023-01-08T21:29:03Z","timestamp":1673213343013},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2007,9,1]],"date-time":"2007-09-01T00:00:00Z","timestamp":1188604800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2007,9]]},"DOI":"10.1007\/s10617-007-9003-x","type":"journal-article","created":{"date-parts":[[2007,2,3]],"date-time":"2007-02-03T02:18:21Z","timestamp":1170469101000},"page":"119-140","source":"Crossref","is-referenced-by-count":3,"title":["Enabling heterogeneous cycle-based and event-driven simulation in a design flow integrated using the SPIRIT consortium specifications"],"prefix":"10.1007","volume":"11","author":[{"given":"Chulho","family":"Shin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Grun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nizar","family":"Romdhane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher","family":"Lennard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabor","family":"Madl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Noll","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,9,1]]},"reference":[{"key":"9003_CR1","unstructured":"Pasricha, S. Transaction Level Modeling of SoC with SystemC 2.0. In Synopsys User Group Conference (SNUG), 2002."},{"key":"9003_CR2","unstructured":"Gr\u00f6tker, T., S. Liao, G. Martin, and S. Swan. System Design with SystemC. Kluwer Academic Publishers, 2002."},{"key":"9003_CR3","doi-asserted-by":"crossref","unstructured":"Gajski, D. et al. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, January 2000.","DOI":"10.1007\/978-1-4615-4515-6"},{"key":"9003_CR4","doi-asserted-by":"crossref","unstructured":"Xinping, Z., and M. Sharad. A Hierarchical Modeling Framework for on-chip Communication Architectures. In IEEE\/ACM International Conference on Computer-Aided Design, 2002.","DOI":"10.1109\/ICCAD.2002.1167603"},{"key":"9003_CR5","doi-asserted-by":"crossref","unstructured":"Caldari, M., M. Conti, M. Coppola, S. Curaba, L. Pieralisi, and C. Turchetti. Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0. DATE 2003.","DOI":"10.1109\/DATE.2003.1253800"},{"key":"9003_CR6","doi-asserted-by":"crossref","unstructured":"Ogawa, O. et al. A Practical Approach for Bus Architecture Optimization at Transaction Level. DATE 2003.","DOI":"10.1109\/DATE.2003.1253825"},{"key":"9003_CR7","doi-asserted-by":"crossref","unstructured":"Pasricha, S., N. Dutt, and M. Ben-Romdhane. Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration. DAC, 2004.","DOI":"10.1145\/996566.996603"},{"key":"9003_CR8","doi-asserted-by":"crossref","unstructured":"Pasricha, S., N. Dutt, and M. Ben-Romdhane. Fast Exploration of Bus-based On-chip Communication Architectures. CODES+ISSS, 2004.","DOI":"10.1145\/1016720.1016778"},{"key":"9003_CR9","doi-asserted-by":"crossref","unstructured":"Paulin, P. et al. StepNP: A System-Level Exploration Platform for Network Processors. IEEE Design and Test of Computers, 2002.","DOI":"10.1109\/MDT.2002.1047740"},{"key":"9003_CR10","doi-asserted-by":"crossref","unstructured":"Nicolescu, G. et al, Mixed-Level Cosimulation for Fine Gradual Refinement of Communication in SoC Design. DATE, 2001.","DOI":"10.1109\/DATE.2001.915113"},{"key":"9003_CR11","unstructured":"Cadence NCSystemC www.cadence.com\/products\/ncsystemc.html ."},{"key":"9003_CR12","unstructured":"Coware. www.coware.com ."},{"key":"9003_CR13","unstructured":"CoCentric Studio www.synopsys.com\/products\/cocentric_studio ."},{"key":"9003_CR14","unstructured":"Open SystemC Initiative www.systemc.org ."},{"key":"9003_CR15","doi-asserted-by":"crossref","unstructured":"Yim, J. et al. A C-Based RTL Design Verification Methodology for Complex Microprocessor. DAC, 1997.","DOI":"10.1145\/266021.266040"},{"key":"9003_CR16","unstructured":"Jang, H., et al. High-Level System Modeling and Architecture Exploration with SystemC on a Network SoC: S3C2510 Case Study. DATE, 2004."},{"key":"9003_CR17","doi-asserted-by":"crossref","unstructured":"S\u00e9m\u00e9ria, L. et al. Methodology for Hardware\/ Software Co-verification in C\/C++. ASP-DAC, 2000.","DOI":"10.1145\/368434.368712"},{"key":"9003_CR18","doi-asserted-by":"crossref","unstructured":"Pees, S. et al. LISA\u2014Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures. DAC, 1999.","DOI":"10.1109\/DAC.1999.782231"},{"key":"9003_CR19","unstructured":"FPGA Journal: Samsung\u2019s ViP Design Methodology Reduces SoC Design Time Up to 40 Percent http:\/\/www.fpgajournal.com , September 2004."},{"issue":"6","key":"9003_CR20","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/54.970421","volume":"18","author":"Alberto Sangiovanni-Vincentelli","year":"2001","unstructured":"Alberto Sangiovanni-Vincentelli, G. Martin. A Vision for Embedded Systems: Platform-Based Design and Software Methodology. IEEE Design and Test of Computers, 18(6):23\u201333, 2001.","journal-title":"IEEE Design and Test of Computers"},{"key":"9003_CR21","unstructured":"Lennard, C.K., and E. Granata. The Meta-Methods: Managing Design Risk During IP Selection and Integration. European IP 99 Conference, November 1999."},{"key":"9003_CR22","unstructured":"SPIRIT Consortium, SPIRIT 1.1 Specification. www.spiritconsortium.org , June 2005."},{"key":"9003_CR23","unstructured":"World Wide Web Consortium. Extensible Markup Language (XML) 1.0. Third Edition, 2004."},{"key":"9003_CR24","unstructured":"SOAP Specifications: www.w3.org\/TR\/soap ."},{"key":"9003_CR25","unstructured":"ARM RealView ESL Tools: www.arm.com\/products\/DevTools ."},{"key":"9003_CR26","unstructured":"Synopsys IP Reuse Tools: www.synopsys.com\/products\/designware\/ipreuse_tools.html ."},{"key":"9003_CR27","unstructured":"Grun, P., C. Shin, C. Baxter, C. Lennard, M. Noll, and G. Madl. Integrating a Multi-Vendor ESL-to-Silicon Design Flow using SPIRIT. IP-SoC 2005."},{"key":"9003_CR28","unstructured":"Charest, E.M.A., and A. Tsikhanovich. Designing with SystemC: Multi-Paradigm Modeling and Simulation Performance Evaluation. In Proceedings of The 11th Annual International HDL Conference, San Jose, CA, pp. 33\u201345, March 11\u201312, 2002."},{"key":"9003_CR29","unstructured":"Sharad, S. and S.K. Shukla. Efficient Simulation of System Levelmodels Via Bisimulation Preserving Transformations. FERMAT Lab Virginia Tech., Blacksburg, VA, Tech. Rep., 2003\u201307."},{"key":"9003_CR30","volume-title":"SystemC Methodologies and Applications","author":"W. M\u00fcller","year":"2003","unstructured":"M\u00fcller, W., J. Ruf, and W. Rosenstiel. SystemC Methodologies and Applications. Kluwer, Norwell, MA, 2003."},{"key":"9003_CR31","doi-asserted-by":"crossref","unstructured":"Cai, L. and D. Gajski. Transaction Level Modeling: An Overview. In Proc. Int\u2019l Conf. Hardware\/Software Codesign and System Synthesis (CODES + ISSS 03), IEEE Press, pp. 19\u201324, 2003.","DOI":"10.1145\/944645.944651"},{"key":"9003_CR32","doi-asserted-by":"crossref","unstructured":"Posadas, H., F. Herrera, P. S\u00e1nchez, E. Villar, and F. Blasco. System-Level Performance Analysis in SystemC. In Proceedings of the Design, Automation and Test Conference, IEEE, pp. 378\u2013383, 2004.","DOI":"10.1109\/DATE.2004.1268876"},{"key":"9003_CR33","doi-asserted-by":"crossref","unstructured":"Klingauf, W. Systematic Transaction Level Modeling of Embedded Systems with SystemC. Proc. DATE, 2005.","DOI":"10.1109\/DATE.2005.293"},{"key":"9003_CR34","doi-asserted-by":"crossref","unstructured":"Benini, L., D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Ponzino. SystemC Cosimulation and Emulation of Multiprocessor SoC Design. IEEE Computer, April 2003.","DOI":"10.1109\/MC.2003.1193229"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-007-9003-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-007-9003-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-007-9003-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-007-9003-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T15:29:33Z","timestamp":1559230173000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-007-9003-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":34,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2007,9]]}},"alternative-id":["9003"],"URL":"https:\/\/doi.org\/10.1007\/s10617-007-9003-x","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,9]]}}}