{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T21:05:57Z","timestamp":1648847157309},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2008,6,11]],"date-time":"2008-06-11T00:00:00Z","timestamp":1213142400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2009,6]]},"DOI":"10.1007\/s10617-008-9026-y","type":"journal-article","created":{"date-parts":[[2008,6,10]],"date-time":"2008-06-10T12:34:16Z","timestamp":1213101256000},"page":"73-88","source":"Crossref","is-referenced-by-count":0,"title":["Rethinking the synthesis of buses, data mapping, and\u00a0memory allocation for MPSoC"],"prefix":"10.1007","volume":"13","author":[{"given":"Brett H.","family":"Meyer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donald E.","family":"Thomas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,6,11]]},"reference":[{"key":"9026_CR1","doi-asserted-by":"crossref","unstructured":"Guo J, Papanikolaou A, Marchal P, Catthoor F (2006) Energy\/area\/delay trade-offs in the physical design of on-chip segmented bus architecture. In: SLIP \u201906","DOI":"10.1145\/1117278.1117294"},{"key":"9026_CR2","doi-asserted-by":"crossref","unstructured":"Lahiri K, Raghunathan A, Dey S (2000) Efficient exploration of the SoC communication architecture design space. In: ICCAD \u201900","DOI":"10.1109\/ICCAD.2000.896509"},{"key":"9026_CR3","unstructured":"Hu J, Deng Y, Marculescu R (2002) System-level point-to-point communication synthesis using floorplanning information. In: ASP-DAC \u201902"},{"key":"9026_CR4","doi-asserted-by":"crossref","unstructured":"Maguerdichian S, Drinic M, Kirovski D (2001) Latency-driven design of multi-purpose systems-on-chip. In: DAC \u201901","DOI":"10.1145\/378239.378258"},{"key":"9026_CR5","doi-asserted-by":"crossref","unstructured":"Thepayasuwan N, Doboli A (2005) Layout conscious approach and bus architecture synthesis for hardware\/software codesign of systems on chip optimized for speed. IEEE Trans. VLSI 13(5)","DOI":"10.1109\/TVLSI.2004.842910"},{"key":"9026_CR6","doi-asserted-by":"crossref","unstructured":"Pasricha S, Dutt N, Bozorgzadeh E, Ben-Romdhane M (2005) Floorplan-aware automated synthesis of bus-based communication architectures. In: DAC \u201905","DOI":"10.1145\/1065579.1065727"},{"key":"9026_CR7","unstructured":"Pasricha S, Dutt N, Ben-Romdhane M (2006) Constraint-driven bus matrix synthesis for MPSoC. In: ASP-DAC \u201906"},{"key":"9026_CR8","doi-asserted-by":"crossref","unstructured":"Pasricha S, Dutt N (2006) COSMECA: application specific co-synthesis of memory and communication architectures for MPSoC. In: DATE \u201906","DOI":"10.1109\/DATE.2006.244066"},{"key":"9026_CR9","doi-asserted-by":"crossref","unstructured":"Kim S, Im C, Ha S (2004) Efficient exploration of on-chip bus architectures and memory allocation. In: CODES+ISSS \u201904","DOI":"10.1145\/1016720.1016779"},{"key":"9026_CR10","volume-title":"Modern heuristic search methods","author":"VJ Rayward-Smith","year":"2001","unstructured":"Rayward-Smith VJ, Osman IH, Reeves CR, Smith GD (2001) Modern heuristic search methods. Wiley, New York"},{"key":"9026_CR11","unstructured":"Huang M, Romeo F, Sangiovanni-Vincentelli A (1986) An efficient general cooling schedule for simulated annealing. In: ICCAD \u201986"},{"key":"9026_CR12","unstructured":"Wong DF, Liu CL (1986) A new algorithm for floorplan design. In: DAC \u201986"},{"key":"9026_CR13","unstructured":"Cong J, Pan Z (2001) Interconnect performance estimation models for design planning, IEEE Trans. CAD ICs Syst. 20"},{"key":"9026_CR14","unstructured":"ARM7TDMI. http:\/\/www.arm.com\/products\/CPUs\/ARM7TDMI.html"},{"key":"9026_CR15","unstructured":"CACTI 4.2. http:\/\/quid.hpl.hp.com:9081\/cacti\/"},{"key":"9026_CR16","unstructured":"Meyer BH, Thomas DE (2007) Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC. In: CODES+ISSS\u201907"},{"key":"9026_CR17","unstructured":"Meyer BH, Thomas DE (2007) Rethinking automated synthesis of MPSoC architectures. In: IPDPS \u201807, March 2007"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-008-9026-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-008-9026-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-008-9026-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T15:29:34Z","timestamp":1559230174000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-008-9026-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,11]]},"references-count":17,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2009,6]]}},"alternative-id":["9026"],"URL":"https:\/\/doi.org\/10.1007\/s10617-008-9026-y","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,6,11]]}}}