{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:41:39Z","timestamp":1742380899627},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,3,16]],"date-time":"2010-03-16T00:00:00Z","timestamp":1268697600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1007\/s10617-010-9051-5","type":"journal-article","created":{"date-parts":[[2010,3,15]],"date-time":"2010-03-15T06:25:52Z","timestamp":1268634352000},"page":"75-103","source":"Crossref","is-referenced-by-count":6,"title":["A scheduler synthesis methodology for joint SW\/HW design exploration of SoC"],"prefix":"10.1007","volume":"14","author":[{"given":"Ismail","family":"Assayad","sequence":"first","affiliation":[]},{"given":"Sergio","family":"Yovine","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,3,16]]},"reference":[{"issue":"5","key":"9051_CR1","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/54.953269","volume":"18","author":"S Dutta","year":"2001","unstructured":"Dutta S, Jensen R, Rieckmann A (2001) Viper: A multiprocessor SOC for advanced set-top box and digital TV systems. IEEE Des Test Comput 18(5):21\u201331","journal-title":"IEEE Des Test Comput"},{"key":"9051_CR2","doi-asserted-by":"crossref","unstructured":"Stravers P, Hoogerbrugge J (2001) Homogeneous multiprocessing and the future of silicon design paradigms. In: International symposium on VLSI technology, systems, and applications (VLSI-TAS), pp\u00a0184\u2013187","DOI":"10.1109\/VTSA.2001.934515"},{"key":"9051_CR3","unstructured":"Adiletta M, Rosenbluth M, Bernstein D, Wolrich G, Wilkinson H (2002) The next generation of Intel IXP network processors. In: INTEL Technology Journal, vol\u00a06, Intel Communications Group, Intel Corporation, Aug 2002"},{"key":"9051_CR4","unstructured":"Moonen A, van\u00a0den Berg R, Bekooij M, Bhullar H, van Meerbergen J (2005) A multi-core architecture for in-car digital entertainment. In: Proceedings of the GSPx conference"},{"key":"9051_CR5","volume-title":"Software product lines: Practices and patterns","author":"PC Clements","year":"2001","unstructured":"Clements PC, Northrop L (2001) Software product lines: Practices and patterns. Addison-Wesley, Reading"},{"key":"9051_CR6","volume-title":"The power of product platforms: building value and cost leadership","author":"MH Meyer","year":"1997","unstructured":"Meyer MH, Lehnerd AP (1997) The power of product platforms: building value and cost leadership. Free Press, New York"},{"key":"9051_CR7","first-page":"48","volume-title":"CODES+ISSS \u201904: Proceedings of the 2nd IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis","author":"PG Paulin","year":"2004","unstructured":"Paulin PG, Pilkington C, Langevin M, Bensoudane E, Nicolescu G (2004) Parallel programming models for a multi-processor soc platform applied to high-speed traffic management. In: CODES+ISSS \u201904: Proceedings of the 2nd IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis. ACM Press, New York, pp\u00a048\u201353"},{"key":"9051_CR8","first-page":"208.1","volume-title":"IPDPS \u201903: Proceedings of the 17th international symposium on parallel and distributed processing","author":"R Cornea","year":"2003","unstructured":"Cornea R, Dutt N, Gupta R, Krueger I, Nicolau A, Schmidt D, Shukla S (2003) Forge: A framework for optimization of distributed embedded systems software. In: IPDPS \u201903: Proceedings of the 17th international symposium on parallel and distributed processing. IEEE Computer Society, Washington, p\u00a0208.1"},{"key":"9051_CR9","doi-asserted-by":"crossref","first-page":"789","DOI":"10.1145\/513918.514115","volume-title":"DAC \u201902: Proceedings of the 39th conference on design automation","author":"W Cesario","year":"2002","unstructured":"Cesario W, Baghdadi A, Gauthier L, Lyonnard D, Nicolescu G, Paviot Y, Yoo S, Jerraya AA, Diaz-Nava M (2002) Component-based design approach for multicore socs. In: DAC \u201902: Proceedings of the 39th conference on design automation. ACM Press, New York, pp\u00a0789\u2013794"},{"key":"9051_CR10","doi-asserted-by":"crossref","unstructured":"Jalabert A, Murali S, Benini L, Micheli GD (2004) Pipescompiler: A tool for instantiating application specific networks on chip. In: DATE, pp\u00a0884\u2013889","DOI":"10.1109\/DATE.2004.1268999"},{"key":"9051_CR11","unstructured":"Sangiovanni-Vincentelli A (2002) Defining platform-based design. EEdesign, EETimes"},{"issue":"4","key":"9051_CR12","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/MC.2003.1193228","volume":"36","author":"F Balarin","year":"2003","unstructured":"Balarin F, Watanabe Y, Hsieh H, Lavagno L, Passerone C, Sangiovanni-Vincentelli A (2003) Metropolis: An integrated electronic system design environment. Computer 36(4):45\u201352","journal-title":"Computer"},{"key":"9051_CR13","doi-asserted-by":"crossref","unstructured":"Theelen BD, Florescu O, Geilen M, Huang J, van\u00a0der Putten PHA, Voeten J (2007) Software\/hardware engineering with the parallel object-oriented specification language. In: 5th ACM & IEEE international conference on formal methods and models for co-design (MEMOCODE 2007), May 30\u2013June 1st, Nice, France, 2007, pp\u00a0139\u2013148","DOI":"10.1109\/MEMCOD.2007.371231"},{"key":"9051_CR14","first-page":"23","volume-title":"DAC \u201907: Proceedings of the 44th annual conference on design automation","author":"W Tibboel","year":"2007","unstructured":"Tibboel W, Reyes V, Klompstra M, Alders D (2007) System-level design flow based on a functional reference for hw and sw. In: DAC \u201907: Proceedings of the 44th annual conference on design automation. ACM Press, New York, pp\u00a023\u201328"},{"key":"9051_CR15","first-page":"206","volume-title":"CODES+ISSS \u201904: Proceedings of the 2nd IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis","author":"P Wolf van\u00a0der","year":"2004","unstructured":"van\u00a0der Wolf P, de Kock E, Henriksson T, Kruijtzer W, Essink G (2004) Design and programming of embedded multiprocessors: an interface-centric approach. In: CODES+ISSS \u201904: Proceedings of the 2nd IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis. ACM Press, New York, pp\u00a0206\u2013217"},{"key":"9051_CR16","doi-asserted-by":"crossref","unstructured":"Reyes V, Kruijtzer W, Bautista T, Alkadi G, N\u00fan\u0308ez A (2006) A unified system-level modeling and simulation environment for mpsoc design: Mpeg-4 decoder case study. In: DATE \u201906: Proceedings of the conference on design, automation and test in Europe, 3001 Leuven, Belgium, Belgium: European Design and Automation Association, pp\u00a0474\u2013479","DOI":"10.1109\/DATE.2006.243831"},{"key":"9051_CR17","unstructured":"Thiele L, Chakraborty S, Gries M, Kinzli S (2002) Design space exploration of network processor architectures. HPCA Workshop, February 2002"},{"key":"9051_CR18","unstructured":"Gries M, Kulkarni C, Sauer C, Keutzer K (2003) Comparing analytical modeling with simulation for network processors: A case study. In: DATE"},{"key":"9051_CR19","first-page":"1182","volume-title":"DATE\u201905","author":"K Goossens","year":"2005","unstructured":"Goossens K, Dielissen J, Gangwal OP, Gonz\u00e1lez Pestana S, R\u0103dulescu A, Rijpkema E (2005) A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In: DATE\u201905. IEEE CS, Washington, pp\u00a01182\u20131187"},{"key":"9051_CR20","first-page":"117","volume-title":"DATE \u201907: Proceedings of the conference on design, automation and test in Europe","author":"A Kumar","year":"2007","unstructured":"Kumar A, Hansson A, Huisken J, Corporaal H (2007) Interactive presentation: an fpga design flow for reconfigurable network-based multi-processor systems on chip. In: DATE \u201907: Proceedings of the conference on design, automation and test in Europe. ACM Press, New York, pp\u00a0117\u2013122"},{"key":"9051_CR21","doi-asserted-by":"crossref","unstructured":"Assayad I, Bertin V, Defaut F-X, Gerner P, Qu\u00e9vreux O, Yovine S (2005) Jahuel: A formal framework for software synthesis. In: ICFEM\u201905","DOI":"10.1007\/11576280_15"},{"key":"9051_CR22","doi-asserted-by":"crossref","unstructured":"Assayad I, Yovine S (2006) System platform simulation model applied to multiprocessor video encoding. In: IEEE symposium on industrial embedded systems","DOI":"10.1109\/IES.2006.357458"},{"key":"9051_CR23","doi-asserted-by":"crossref","unstructured":"Assayad I, Yovine S (2007) P-Ware: A precise and scalable component-based simulation tool for embedded multiprocessor industrial applications. In: EUROMICRO DSD","DOI":"10.1109\/DSD.2007.4341467"},{"key":"9051_CR24","series-title":"LNCS","volume-title":"I2CS\u201905","author":"I Assayad","year":"2005","unstructured":"Assayad I, Yovine S (2005) Compositional constraints generation for concurrent real time loops with interdependent iterations. In: I2CS\u201905. LNCS. Springer, Berlin"},{"key":"9051_CR25","first-page":"433","volume-title":"HASE \u201907","author":"I Assayad","year":"2007","unstructured":"Assayad I, Yovine S (2007) Modelling and exploration environment for application specific multiprocessor systems. In: HASE \u201907. IEEE CS, Washington, pp\u00a0433\u2013434"},{"key":"9051_CR26","volume-title":"DFMA\u201905","author":"I Assayad","year":"2005","unstructured":"Assayad I, Gerner P, Yovine S, Bertin V (2005) Modelling, analysis and implementation of an on-line video encoder. In: DFMA\u201905. IEEE Computer Society, Washington"},{"key":"9051_CR27","unstructured":"Requirements for ip version 4 routers, United States, June 1995"},{"key":"9051_CR28","unstructured":"IXP2800, Network processor hardware reference manual, http:\/\/www.intel.com\/design\/network\/manuals\/278882.htm"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-010-9051-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-010-9051-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-010-9051-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T15:29:34Z","timestamp":1559230174000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-010-9051-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3,16]]},"references-count":28,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,6]]}},"alternative-id":["9051"],"URL":"https:\/\/doi.org\/10.1007\/s10617-010-9051-5","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3,16]]}}}