{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:02:25Z","timestamp":1762430545118},"reference-count":54,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2011,3,9]],"date-time":"2011-03-09T00:00:00Z","timestamp":1299628800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1007\/s10617-011-9071-9","type":"journal-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T17:38:31Z","timestamp":1299605911000},"page":"191-224","source":"Crossref","is-referenced-by-count":30,"title":["FTL algorithms for NAND-type flash memories"],"prefix":"10.1007","volume":"15","author":[{"given":"Se Jin","family":"Kwon","sequence":"first","affiliation":[]},{"given":"Arun","family":"Ranjitkar","sequence":"additional","affiliation":[]},{"given":"Young-Bae","family":"Ko","sequence":"additional","affiliation":[]},{"given":"Tae-Sun","family":"Chung","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,3,9]]},"reference":[{"key":"9071_CR1","unstructured":"http:\/\/en.wikipedia.org\/wiki\/flash-memory"},{"key":"9071_CR2","unstructured":"http:\/\/www.samsung.com\/sec\/business\/semiconductor\/products\/Products.html"},{"key":"9071_CR3","volume-title":"Nor flash memory","author":"Intel Corporation","year":"2010","unstructured":"Intel Corporation (2010) Nor flash memory. 28F640J3A data book"},{"key":"9071_CR4","volume-title":"Nand flash memory","author":"Samsung Electronics","year":"2010","unstructured":"Samsung Electronics (2010) Nand flash memory. K9F5608X0D data book"},{"issue":"2","key":"9071_CR5","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/1089733.1089735","volume":"37","author":"E Gal","year":"2005","unstructured":"Gal E, Toledo S (2005) Algorithms and data structures for flash memories. ACM Comput Surv 37(2):138\u2013163","journal-title":"ACM Comput Surv"},{"issue":"5\u20136","key":"9071_CR6","first-page":"332","volume":"55","author":"T-S Chung","year":"2009","unstructured":"Chung T-S, Park D-J, Park S, Lee D-H, Lee S-W, Song H-J (2009) A survey of flash translation layer. J\u00a0Syst Archit Embed Syst Design 55(5\u20136):332\u2013343","journal-title":"J\u00a0Syst Archit Embed Syst Design"},{"key":"9071_CR7","volume-title":"Nand flash memory","author":"Samsung Electronics","year":"2010","unstructured":"Samsung Electronics (2010) Nand flash memory. K9F1G16U0M data book"},{"key":"9071_CR8","volume-title":"Nand flash memory","author":"Samsung Electronics","year":"2010","unstructured":"Samsung Electronics (2010) Nand flash memory. K9GAG08U0M data book"},{"key":"9071_CR9","volume-title":"Implementing MLC NAND flash for cost efficiency, high-capacity memory","author":"R Dan","year":"2003","unstructured":"Dan R, Singler R (2003) Implementing MLC NAND flash for cost efficiency, high-capacity memory. M-Systems Inc"},{"key":"9071_CR10","volume-title":"Page program addressing for MLC NAND application note","author":"Samsung Electronics","year":"2009","unstructured":"Samsung Electronics (2009) Page program addressing for MLC NAND application note"},{"key":"9071_CR11","first-page":"155","volume-title":"1995 USENIX technical conference","author":"A Kawaguchi","year":"1995","unstructured":"Kawaguchi A, Nishioka S, Motoda H (1995) A flash memory based file system. In: 1995 USENIX technical conference, pp 155\u2013164"},{"issue":"1","key":"9071_CR12","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/146941.146943","volume":"1","author":"M Resenblum","year":"1992","unstructured":"Resenblum M, Ousterhout J (1992) The design and implementation of a log-structured file system. ACM Trans Comput Syst 1(1):26\u201352","journal-title":"ACM Trans Comput Syst"},{"key":"9071_CR13","volume-title":"International conference on architectural support for programming language and operating systems","author":"M Wu","year":"1994","unstructured":"Wu M, Zwaenepoel W (1994) eNVy: a non-volatile, main memory storage system. In: International conference on architectural support for programming language and operating systems"},{"key":"9071_CR14","unstructured":"Ban A (1995) Flash file system. United States Patent, No\u00a05,404,485"},{"key":"9071_CR15","unstructured":"Kim B-s, Lee GY (2002) Method of driving remapping in flash memory and flash architecture suitable therefor. United States Patent, No\u00a06,381,176"},{"key":"9071_CR16","unstructured":"Shinohara T (1999) Flash memory card with block memory address arrangement. United States Patent, No\u00a05,905,993"},{"key":"9071_CR17","unstructured":"Ban A (1999) Flash file system optimized for page-mode flash technologies. United States Patent, No\u00a05,937,425"},{"key":"9071_CR18","doi-asserted-by":"crossref","first-page":"601","DOI":"10.1109\/ICCAD.2006.320107","volume-title":"Proceedings of the 2006 IEEE\/ACM international conference on computer-aided design","author":"CH Wu","year":"2006","unstructured":"Wu CH, Kuo TW (2006) An adaptive two-level management for the flash translation layer in embedded systems. In: Proceedings of the 2006 IEEE\/ACM international conference on computer-aided design, pp\u00a0601\u2013606"},{"key":"9071_CR19","series-title":"LCTES","first-page":"163","volume-title":"RNFTL: a reuse-aware NAND flash translation layer for flash memory","author":"Y Wang","year":"2010","unstructured":"Wang Y, Liu D, Wang M, Qin Z, Shao Z, Guan Y (2010) RNFTL: a reuse-aware NAND flash translation layer for flash memory, LCTES, pp 163\u2013172"},{"issue":"2","key":"9071_CR20","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TCE.2002.1010143","volume":"48","author":"J Kim","year":"2002","unstructured":"Kim J, Kim JM, Noh SH, Min SL, Cho Y (2002) A space-efficient flash translation layer for compact flash systems. IEEE Trans Consum Electron 48(2):366\u2013375","journal-title":"IEEE Trans Consum Electron"},{"issue":"3","key":"9071_CR21","first-page":"1","volume":"6","author":"S-W Lee","year":"2007","unstructured":"Lee S-W, Park D-j, Chung T-S, Lee D-H, Park S, Song H-J (2007) A log buffer based flash transition layer using fully associative sector translation. ACM Trans Embed Comput Syst 6(3):1\u201327","journal-title":"ACM Trans Embed Comput Syst"},{"issue":"2","key":"9071_CR22","doi-asserted-by":"crossref","first-page":"631","DOI":"10.1109\/TCE.2008.4560140","volume":"54","author":"SJ Kwon","year":"2008","unstructured":"Kwon SJ, Chung T-S (2008) An efficient and advanced space-management technique for flash memory using reallocation blocks. IEEE Trans Consum Electron 54(2):631\u2013638","journal-title":"IEEE Trans Consum Electron"},{"key":"9071_CR23","first-page":"36","volume-title":"Proceeding of IEEE international workshop on storage and I\/O virtualization, performance, energy, evaluation and dependability (SPEED08)","author":"S Lee","year":"2008","unstructured":"Lee S, Shin D, Kim Y, Kim J (2008) LAST: locality-aware sector translation for NAND flash memory-based storage systems. In: Proceeding of IEEE international workshop on storage and I\/O virtualization, performance, energy, evaluation and dependability (SPEED08), pp 36\u201342"},{"issue":"12","key":"9071_CR24","doi-asserted-by":"crossref","first-page":"889","DOI":"10.1016\/j.sysarc.2007.02.005","volume":"53","author":"T-S Chung","year":"2007","unstructured":"Chung T-S, Park H-S (2007) STAFF: a flash driver algorithm minimizing block erasures. J Syst Archit 53(12):889\u2013901","journal-title":"J Syst Archit"},{"key":"9071_CR25","first-page":"704","volume-title":"AsiaSim 2004","author":"T-S Chung","year":"2004","unstructured":"Chung T-S, Park D-J, Ryu Y, Hong S (2004) LSTAFF: system software for large block flash memory. In: AsiaSim 2004, pp 704\u2013712"},{"issue":"11","key":"9071_CR26","doi-asserted-by":"crossref","first-page":"1571","DOI":"10.1109\/TC.2008.61","volume":"57","author":"J-W Hsieh","year":"2008","unstructured":"Hsieh J-W, Tsai Y-L, Kuo T-W, Lee T-L (2008) Configurable flash-memory management: performance versus overheads. IEEE Trans Comput 57(11):1571\u20131583","journal-title":"IEEE Trans Comput"},{"issue":"4","key":"9071_CR27","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1376804.1376806","volume":"7","author":"C Park","year":"2008","unstructured":"Park C, Cheon W, Kang J-U, Roh K, Cho W, Kim J-S (2008) A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications. ACM Trans Embed Comput Syst 7(4):1\u201323","journal-title":"ACM Trans Embed Comput Syst"},{"issue":"4","key":"9071_CR28","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1721695.1721706","volume":"9","author":"D Jung","year":"2010","unstructured":"Jung D, Kang J-U, Jo H, Kim J-S, Lee J (2010) Superblock FTL: a superblock-based flash translation layer with a hybrid address translation scheme. ACM Trans Embed Comput Syst 9(4):1\u201341","journal-title":"ACM Trans Embed Comput Syst"},{"key":"9071_CR29","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1145\/1508244.1508271","volume-title":"ASPLOS\u201909","author":"A Gupta","year":"2009","unstructured":"Gupta A, Urgaonkar B (2009) DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings. In: ASPLOS\u201909, pp 229\u2013240"},{"key":"9071_CR30","first-page":"173","volume-title":"CODES+ISSS\u201910","author":"Z Qin","year":"2010","unstructured":"Qin Z, Wang Y, Liu D, Shaom Z (2010) Demand-based block-level address mapping in large-scale NAND flash storage systems. In: CODES+ISSS\u201910, pp 173\u2013182"},{"key":"9071_CR31","first-page":"393","volume-title":"DATE 2009","author":"P-L Wu","year":"2009","unstructured":"Wu P-L, Chang Y-H, Kuo T-W (2009) a file-system-aware FTL design for flash-memory storage systems. In: DATE 2009, pp 393\u2013398"},{"key":"9071_CR32","unstructured":"Assar M (1995) Flash memory mass storage architecture incorporation wear leveling technique. United States Patent, No 5,479,638"},{"key":"9071_CR33","unstructured":"Han S-W (2000) Flash memory wear leveling system and method. United States Patent, No 6,016,275"},{"key":"9071_CR34","unstructured":"Chang RC (2006) Method and apparatus for managing an erase count block. United States Patent, No\u00a07,103,732"},{"key":"9071_CR35","unstructured":"Wells SE, Heights C, Calif (1994) Method for wear leveling in a flash EEPROM memory. United States Patent, No 5,341,339"},{"key":"9071_CR36","unstructured":"Achiwa K (1999) Memory system using a flash memory and method of controlling the memory system. United States Patent, No 5,930,193"},{"key":"9071_CR37","volume-title":"Proceedings of the 2007 ACM symposium on applied computing","author":"L-P Chang","year":"2007","unstructured":"Chang L-P (2007) On efficient wear leveling for large-scale flash-memory storage systems. In: Proceedings of the 2007 ACM symposium on applied computing, March 11\u201315, 2007, Seoul, Korea"},{"key":"9071_CR38","unstructured":"Lofgren KMJ (2005) Wear leveling techniques for flash EEPROM systems. United States Patent, No\u00a06,850,443"},{"key":"9071_CR39","volume-title":"Proceedings of the international conference on compilers, architecture, and synthesis for embedded systems (CASES)","author":"D Jung","year":"2007","unstructured":"Jung D, Chae Y-H, Jo H, Kim J-S, Lee J (2007) A group-based wear-leveling algorithm for large-capacity flash memory storage systems. In: Proceedings of the international conference on compilers, architecture, and synthesis for embedded systems (CASES), Salzburg, Austria, September 2007"},{"key":"9071_CR40","unstructured":"Conley KM (2002) Zone boundary adjustment for defects in non-volatile memories. United States Patent, No\u00a06,901,498"},{"key":"9071_CR41","volume-title":"Proceeding of Ottawa Linux symposium","author":"D Woodhouse","year":"2001","unstructured":"Woodhouse D (2001) JFFS: the journaling flash file system. In: Proceeding of Ottawa Linux symposium"},{"key":"9071_CR42","unstructured":"Manning C, Wookey (2001) YAFFS specification. Aleph One Limited"},{"key":"9071_CR43","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1109\/ICESS.2008.87","volume-title":"2008 international conference on embedded software and systems","author":"M-L Chiang","year":"2008","unstructured":"Chiang M-L, Cheng C-L, Wu C-H (2008) A new FTL-based flash memory management scheme with fast cleaning mechanism. In: 2008 international conference on embedded software and systems, pp 205\u2013214"},{"key":"9071_CR44","volume-title":"IEEE eight real-time and embedded technology and applications symposium","author":"LP Chang","year":"2002","unstructured":"Chang LP, Kuo TW (2002) An adaptive stripping architecture for flash memory storage systems of embedded systems. In: IEEE eight real-time and embedded technology and applications symposium, San Jose, USA, September 2002"},{"key":"9071_CR45","first-page":"53","volume-title":"11th IEEE international conference on embedded and real-time computing systems and applications","author":"SJ Syu","year":"2005","unstructured":"Syu SJ, Chen J (2005) An active space recycling mechanism for flash storage systems in real-time application environment. In: 11th IEEE international conference on embedded and real-time computing systems and applications, pp 53\u201359"},{"issue":"1","key":"9071_CR46","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1145\/1138041.1138043","volume":"2","author":"J-W Hsieh","year":"2006","unstructured":"Hsieh J-W, Chang L-P, Kuo T-W (2006) Efficient identification of hot data for flash memory storage systems. ACM Trans Storage 2(1):22\u201340","journal-title":"ACM Trans Storage"},{"key":"9071_CR47","first-page":"507","volume-title":"Design, Automation & Test in Europe (DATE) 2009","author":"H Cho","year":"2009","unstructured":"Cho H, Shin D, Eom YI (2009) KAST: K-associative sector translation for NAND flash memory in real-time systems. In: Design, Automation & Test in Europe (DATE) 2009, pp 507\u2013512"},{"key":"9071_CR48","first-page":"405","volume-title":"Design, automation & test in Europe (DATE) 2009","author":"Y-S Chu","year":"2009","unstructured":"Chu Y-S, Hsieh J-W, Chang Y-H, Kuo T-W (2009) A set-based mapping strategy for flash-memory reliability enhancement. In: Design, automation & test in Europe (DATE) 2009, pp 405\u2013410"},{"key":"9071_CR49","doi-asserted-by":"crossref","first-page":"1621","DOI":"10.1145\/1529282.1529648","volume-title":"Proceedings of the 2009 ACM symposium on applied computing","author":"Z Liu","year":"2009","unstructured":"Liu Z, Yue L, Wei P, Jin P, Xiang X (2009) An adaptive block-set based management for large-scale flash memory. In: Proceedings of the 2009 ACM symposium on applied computing, pp 1621\u20131625"},{"issue":"1","key":"9071_CR50","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1109\/TC.2009.134","volume":"59","author":"Y-H Chang","year":"2010","unstructured":"Chang Y-H, Hsieh J-W, Kuo T-W (2010) Improving flash wear-leveling by proactively moving static data. IEEE Trans Comput 59(1):53\u201365","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"9071_CR51","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1002\/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T","volume":"29","author":"ML Chiang","year":"1999","unstructured":"Chiang ML, Lee Paul CH, Chang RC (1999) Using data clustering to improve cleaning performance for flash memory. Softw Pract Exp 29(3):267\u2013290","journal-title":"Softw Pract Exp"},{"issue":"3","key":"9071_CR52","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1016\/S0164-1212(99)00059-X","volume":"48","author":"ML Chiang","year":"1999","unstructured":"Chiang ML, Chang RC (1999) Cleaning policies in mobile computers using flash memory. J Syst Softw 48(3):213\u2013231","journal-title":"J Syst Softw"},{"key":"9071_CR53","first-page":"284","volume-title":"IEEE COMPSAC computer software and applications conference","author":"HJ Kim","year":"1999","unstructured":"Kim HJ, Lee SG (1999) A new flash memory management for flash storage system. In: IEEE COMPSAC computer software and applications conference, pp 284\u2013289"},{"key":"9071_CR54","unstructured":"Lasser M (2003) Method of fast wake-up of a flash memory system. United States Patent, No\u00a06,510,488"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-011-9071-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-011-9071-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-011-9071-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,5]],"date-time":"2024-04-05T01:53:18Z","timestamp":1712281998000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-011-9071-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3,9]]},"references-count":54,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2011,12]]}},"alternative-id":["9071"],"URL":"https:\/\/doi.org\/10.1007\/s10617-011-9071-9","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3,9]]}}}