{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T06:13:13Z","timestamp":1648707193085},"reference-count":80,"publisher":"Springer Science and Business Media LLC","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1007\/s10617-011-9073-7","type":"journal-article","created":{"date-parts":[[2011,3,29]],"date-time":"2011-03-29T11:51:14Z","timestamp":1301399474000},"page":"159-190","source":"Crossref","is-referenced-by-count":8,"title":["A quantitative evaluation of a Network on Chip design flow for multi-core consumer multimedia applications"],"prefix":"10.1007","volume":"15","author":[{"given":"Andreas","family":"Hansson","sequence":"first","affiliation":[]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,3,30]]},"reference":[{"key":"9073_CR1","unstructured":"AXI (2003) AMBA AXI protocol specification. ARM Limited"},{"key":"9073_CR2","volume-title":"Proc FPL","author":"T Bartic","year":"2004","unstructured":"Bartic T, Desmet D, Mignolet JY, Marescaux T, Verkest D, Vernalde S, Lauwereins R, Miller J, Robert F (2004) Network-on-chip for reconfigurable systems: from high-level design down to implementation. In: Proc FPL"},{"key":"9073_CR3","volume-title":"Proc ASYNC","author":"E Beigne","year":"2005","unstructured":"Beigne E, Clermidy F, Vivet P, Clouard A, Renaudin M (2005) An asynchronous NOC architecture providing low latency service and its multi-level design framework. In: Proc ASYNC"},{"key":"9073_CR4","volume-title":"Proc NOCS","author":"E Beign\u00e9","year":"2008","unstructured":"Beign\u00e9 E, Clermidy F, Miermont S, Vivet P (2008) Dynamic voltage and frequency scaling architecture for units integration within a GALS NoC. In: Proc NOCS"},{"key":"9073_CR5","volume-title":"Proc DATE","author":"L Benini","year":"2006","unstructured":"Benini L (2006) Application specific NoC design. In: Proc DATE"},{"issue":"1","key":"9073_CR6","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, de Micheli G (2002) Networks on chips: a new SoC paradigm. IEEE Comput 35(1):70\u201380","journal-title":"IEEE Comput"},{"key":"9073_CR7","volume-title":"Proc DATE","author":"R Beraha","year":"2010","unstructured":"Beraha R, Isask\u2019har WI, Kolodny A (2010) Leveraging application-level requirements in the design of a NoC for a 4G SoC. In: Proc DATE"},{"issue":"2","key":"9073_CR8","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1109\/TPDS.2005.22","volume":"16","author":"D Bertozzi","year":"2005","unstructured":"Bertozzi D, Jalabert A, Murali S, Tamhankar R, Stergiou S, Benini L, Micheli GD (2005) NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Trans Parallel Distrib Syst 16(2):113\u2013129","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"9073_CR9","volume-title":"Proc DATE","author":"T Bjerregaard","year":"2005","unstructured":"Bjerregaard T, Spars\u00f8 J (2005) A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In: Proc DATE"},{"key":"9073_CR10","volume-title":"Proc ASYNC","author":"T Bjerregaard","year":"2005","unstructured":"Bjerregaard T, Spars\u00f8 J (2005) A scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip. In: Proc ASYNC"},{"key":"9073_CR11","volume-title":"Proc SOC","author":"T Bjerregaard","year":"2005","unstructured":"Bjerregaard T, Mahadevan S, Gr\u00f8ndahl Olsen R, Spars\u00f8 J (2005) An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip. In: Proc SOC"},{"key":"9073_CR12","volume-title":"Proc DATE","author":"T Bjerregaard","year":"2007","unstructured":"Bjerregaard T, Stensgaard M, Spars\u00f8 J (2007) A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method. In: Proc DATE"},{"key":"9073_CR13","volume-title":"Proc NOCS","author":"P Bogdan","year":"2010","unstructured":"Bogdan P, Kas M, Marculescu R, Mutlu O (2010) QuaLe: a quantum-leap inspired model for non-stationary analysis of noc traffic in chip multi-processors. In: Proc NOCS"},{"issue":"2\u20133","key":"9073_CR14","first-page":"105","volume":"50","author":"E Bolotin","year":"2003","unstructured":"Bolotin E, Cidon I, Ginosar R, Kolodny A (2003) QNoC: QoS architecture and design process for network on chip. J Syst Archit 50(2\u20133):105\u2013128","journal-title":"J Syst Archit"},{"key":"9073_CR15","volume-title":"Hard real-time computing systems: predictable scheduling algorithms and applications","author":"GC Buttazo","year":"1977","unstructured":"Buttazo GC (1977) Hard real-time computing systems: predictable scheduling algorithms and applications. Kluwer, Dordrecht"},{"issue":"1","key":"9073_CR16","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/92.748197","volume":"7","author":"J Chen","year":"1999","unstructured":"Chen J, Jone W, Wang J, Lu HI, Chen T (1999) Segmented bus design for low-power systems. IEEE Trans Very Large Scale Integr 7(1):25\u201329","journal-title":"IEEE Trans Very Large Scale Integr"},{"key":"9073_CR17","volume-title":"Proc ISSCC","author":"F Clermidy","year":"2010","unstructured":"Clermidy F, Bernard C, Lemaire R, Martin J, Miro-Panades I, Thonnart Y, Vivet P, Wehn N (2010) A\u00a0477\u00a0mw NoC-based digital baseband for MIMO 4G SDR. In: Proc ISSCC"},{"key":"9073_CR18","volume-title":"Proc DAC","author":"WJ Dally","year":"2001","unstructured":"Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proc DAC"},{"key":"9073_CR19","unstructured":"DTL (2002) Device Transaction Level (DTL) Protocol Specification. Version 2.2. Philips Semiconductors"},{"issue":"1","key":"9073_CR20","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1147\/sj.451.0059","volume":"45","author":"A Eichenberger","year":"2006","unstructured":"Eichenberger A, OBrien J, OBrien K, Wu P, Chen T, Oden P, Prener D, Shepherd J, So B, Sura Z et al. (2006) Using advanced compiler technology to exploit the performance of the cell broadband engine architecture. IBM Syst J 45(1):59\u201384","journal-title":"IBM Syst J"},{"key":"9073_CR21","volume-title":"Dynamic and robust streaming in and between connected consumer-electronics devices","author":"O Gangwal","year":"2005","unstructured":"Gangwal O, R\u0103dulescu A, Goossens K, Pestana S, Rijpkema E (2005) Building predictable systems on chip: an analysis of guaranteed communication in the \u00c6thereal network on chip. In: Dynamic and robust streaming in and between connected consumer-electronics devices. Kluwer, Dordrecht"},{"key":"9073_CR22","volume-title":"Proc DATE","author":"N Genko","year":"2005","unstructured":"Genko N, Atienza D, Micheli GD, Mendias J, Hermida R, Catthoor F (2005) A complete network-on-chip emulation framework. In: Proc DATE"},{"key":"9073_CR23","volume-title":"Proc DATE","author":"S Gonz\u00e1lez Pestana","year":"2004","unstructured":"Gonz\u00e1lez Pestana S et al. (2004) Cost-performance trade-offs in networks on chip: a simulation-based approach. In: Proc DATE"},{"key":"9073_CR24","first-page":"399","volume-title":"Interconnect-centric design for advanced SoC and NoC","author":"K Goossens","year":"2004","unstructured":"Goossens K, Gangwal OP, R\u00f6ver J, Niranjan AP (2004) Interconnect and memory organization in SOCs for advanced set-top boxes and TV\u2014evolution, analysis, and trends. In: Nurmi J, Tenhunen H, Isoaho J, Jantsch A (eds) Interconnect-centric design for advanced SoC and NoC. Kluwer, Dordrecht, pp 399\u2013423, Chap\u00a015"},{"key":"9073_CR25","volume-title":"Proc DATE","author":"K Goossens","year":"2005","unstructured":"Goossens K, Dielissen J, Gangwal OP, Gonz\u00e1lez Pestana S, R\u0103dulescu A, Rijpkema E (2005) A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In: Proc DATE"},{"issue":"5","key":"9073_CR26","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MDT.2005.99","volume":"22","author":"K Goossens","year":"2005","unstructured":"Goossens K, Dielissen J, R\u0103dulescu A (2005) The \u00c6thereal network on chip: concepts, architectures, and implementations. IEEE Des Test Comput 22(5):21\u201331","journal-title":"IEEE Des Test Comput"},{"key":"9073_CR27","unstructured":"Halfhill TR (2006) Ambric\u2019s new parallel processor. Microprocessor Report"},{"key":"9073_CR28","volume-title":"Proc NOCS","author":"A Hansson","year":"2007","unstructured":"Hansson A, Goossens K (2007) Trade-offs in the configuration of a network on chip for multiple use-cases. In: Proc NOCS"},{"key":"9073_CR29","volume-title":"Proc CODES+ISSS","author":"A Hansson","year":"2009","unstructured":"Hansson A, Goossens K (2009) An on-chip interconnect and protocol stack for multiple communication paradigms and programming models. In: Proc CODES+ISSS"},{"key":"9073_CR30","volume-title":"Proc CODES+ISSS","author":"A Hansson","year":"2005","unstructured":"Hansson A, Goossens K, R\u0103dulescu A (2005) A unified approach to constrained mapping and routing on network-on-chip architectures. In: Proc CODES+ISSS"},{"key":"9073_CR31","volume-title":"Proc DATE","author":"A Hansson","year":"2007","unstructured":"Hansson A, Coenen M, Goossens K (2007) Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. In: Proc DATE"},{"key":"9073_CR32","first-page":"1","volume":"2007","author":"A Hansson","year":"2007","unstructured":"Hansson A, Goossens K, R\u0103dulescu A (2007) Avoiding message-dependent deadlock in network-based systems on chip. VLSI Des 2007:1\u201310","journal-title":"VLSI Des"},{"issue":"1","key":"9073_CR33","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1455229.1455231","volume":"14","author":"A Hansson","year":"2009","unstructured":"Hansson A, Goossens K, Bekooij M, Huisken J (2009) Compsoc: a template for composable and predictable multi-processor System on Chips. ACM Trans Des Autom Electron Syst 14(1):1\u201324","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"9073_CR34","volume-title":"Proc DATE","author":"A Hansson","year":"2009","unstructured":"Hansson A, Subburaman M, Goossens K (2009) Aelite: a flit-synchronous network on chip with composable and predictable services. In: Proc DATE"},{"key":"9073_CR35","doi-asserted-by":"crossref","unstructured":"Hansson A, Wiggers M, Moonen A, Goossens K, Bekooij M (2009) Enabling application-level performance guarantees in network-based Systems on Chip by applying dataflow analysis. IET Computers and Design Techniques","DOI":"10.1049\/iet-cdt.2008.0093"},{"issue":"5","key":"9073_CR36","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y Hoskote","year":"2007","unstructured":"Hoskote Y, Vangal S, Singh A, Borkar N, Borkar S (2007) A 5-GHz mesh interconnect for a teraflops processor. IEEE MICRO 27(5):51\u201361","journal-title":"IEEE MICRO"},{"key":"9073_CR37","volume-title":"Proc DATE","author":"J Hu","year":"2003","unstructured":"Hu J, M\u0103rculescu R (2003) Exploiting the routing flexibility for energy\/performance aware mapping of regular NoC architectures. In: Proc DATE"},{"key":"9073_CR38","volume-title":"Proc DATE","author":"A Jalbert","year":"2004","unstructured":"Jalbert A et al. (2004) \u00d7pipesCompiler: a tool for instantiating application specific networks on chip. In: Proc DATE"},{"key":"9073_CR39","volume-title":"Proc ACSD","author":"A Jantsch","year":"2006","unstructured":"Jantsch A (2006) Models of computation for networks on chip. In: Proc ACSD"},{"key":"9073_CR40","unstructured":"Kavaldjiev N (2006) A run-time reconfigurable network-on-chip for streaming dsp applications. PhD thesis, University of Twente"},{"key":"9073_CR41","volume-title":"Proc DATE","author":"P Kollig","year":"2009","unstructured":"Kollig P, Osborne C, Henriksson T (2009) Heterogeneous multi-core platform for consumer multimedia applications. In: Proc DATE"},{"issue":"5","key":"9073_CR42","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/MDT.2007.164","volume":"24","author":"M Krsti\u0107","year":"2007","unstructured":"Krsti\u0107 M, Grass E, G\u00fcrkaynak F, Vivet P (2007) Globally asynchronous, locally synchronous circuits: overview and outlook. IEEE Des Test Comput 24(5):430\u2013441","journal-title":"IEEE Des Test Comput"},{"issue":"3","key":"9073_CR43","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1188275.1188283","volume":"12","author":"H Lee","year":"2007","unstructured":"Lee H, Chang N, Ogras U, Marculescu R (2007) On-chip communication architecture exploration: a\u00a0quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Trans Des Autom Electron Syst 12(3):1\u201320","journal-title":"ACM Trans Des Autom Electron Syst"},{"issue":"1","key":"9073_CR44","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1023\/A:1008940508225","volume":"6","author":"J Leijten","year":"2000","unstructured":"Leijten J, van Meerbergen J, Timmer A, Jess J (2000) Prophid: a platform-based design method. J Des Autom Embed Syst 6(1):5\u201337","journal-title":"J Des Autom Embed Syst"},{"key":"9073_CR45","volume-title":"Proc PACT","author":"J Liang","year":"2000","unstructured":"Liang J, Swaminathan S, Tessier R (2000) aSOC: a scalable, single-chip communications architecture. In: Proc PACT"},{"key":"9073_CR46","volume-title":"Proc INFOCOM","author":"G Liu","year":"2001","unstructured":"Liu G, Ramakrishnan KG (2001) A*Prune: an algorithm for finding K shortest paths subject to multiple constraints. In: Proc INFOCOM"},{"key":"9073_CR47","volume-title":"Proc NANONET","author":"D Mangano","year":"2006","unstructured":"Mangano D, Locatelli R, Scandurra A, Pistritto C, Coppola M, Fanucci L, Vitullo F, Zandri D (2006) Skew insensitive physical links for network on chip. In: Proc NANONET"},{"issue":"1","key":"9073_CR48","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","volume":"28","author":"R Marculescu","year":"2009","unstructured":"Marculescu R, Ogras U, Peh LS, Jerger N, Hoskote Y (2009) Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives. IEEE Trans Comput-Aided Des Integr Circuits Syst 28(1):3\u201321","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9073_CR49","volume-title":"Proc FPL","author":"T Marescaux","year":"2003","unstructured":"Marescaux T, Mignolet J, Bartic A, Moffat W, Verkest D, Vernalde S, Lauwereins R (2003) Networks on chip as hardware components of an OS for reconfigurable systems. In: Proc FPL"},{"key":"9073_CR50","volume-title":"Proc DATE","author":"M Millberg","year":"2004","unstructured":"Millberg M, Nilsson E, Thid R, Jantsch A (2004) Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In: Proc DATE"},{"key":"9073_CR51","volume-title":"EE Times","author":"K Moerman","year":"2007","unstructured":"Moerman K (2007) Embedded vector processor is one way to tune software-defined radios. In: EE Times"},{"issue":"1","key":"9073_CR52","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1016\/j.vlsi.2004.03.003","volume":"38","author":"F Moraes","year":"2004","unstructured":"Moraes F, Calazans N, Mello A, M\u00f6ller L, Ost L (2004) HERMES: an infrastructure for low area overhead packet-switching networks on chip. Integr VLSI J 38(1):69\u201393","journal-title":"Integr VLSI J"},{"key":"9073_CR53","volume-title":"Proc EMSOFT","author":"O Moreira","year":"2007","unstructured":"Moreira O, Valente F, Bekooij M (2007) Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor. In: Proc EMSOFT"},{"key":"9073_CR54","volume-title":"Proc DATE","author":"S Murali","year":"2005","unstructured":"Murali S, De Micheli G (2005) An application-specific design methodology for STbus crossbar generation. In: Proc DATE"},{"key":"9073_CR55","volume-title":"Proc DAC","author":"A Nandi","year":"2001","unstructured":"Nandi A, Marculescu R (2001) System-level power\/performance analysis for embedded systems design. In: Proc DAC"},{"key":"9073_CR56","volume-title":"Proc DATE","author":"V Nollet","year":"2005","unstructured":"Nollet V, Marescaux T, Avasare P, Mignolet JY (2005) Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In: Proc DATE"},{"key":"9073_CR57","unstructured":"OCP (2007) OCP Specification 2.2. OCP International Partnership"},{"key":"9073_CR58","volume-title":"Proc CODES+ISSS","author":"UY Ogras","year":"2005","unstructured":"Ogras UY, Hu J, Marculescu R (2005) Key research problems in NoC design: a holistic perspective. In: Proc CODES+ISSS"},{"key":"9073_CR59","volume-title":"Proc NANONET","author":"I Panades","year":"2006","unstructured":"Panades I, Greiner A, Sheibanyrad A (2006) A low cost network-on-chip with guaranteed service well suited to the GALS approach. In: Proc NANONET"},{"key":"9073_CR60","volume-title":"Proc RTCSA","author":"C Paukovits","year":"2008","unstructured":"Paukovits C, Kopetz H (2008) Concepts of switching in the time-triggered network-on-chip. In: Proc RTCSA"},{"key":"9073_CR61","volume-title":"Plenary session international conference on solid-state and integrated-circuit technology","author":"R Penning\u00a0de\u00a0Vries","year":"2008","unstructured":"Penning\u00a0de\u00a0Vries R (2008) Ic innovations in automotive. In: Plenary session international conference on solid-state and integrated-circuit technology"},{"key":"9073_CR62","unstructured":"PIBus (1994) PI-Bus Standard OMI 324. Siemens AG, ver. 0.3d edn"},{"key":"9073_CR63","volume-title":"Proc int\u2019l conference on computer design (ICCD)","author":"A Pinto","year":"2003","unstructured":"Pinto A et al. (2003) Efficient synthesis of networks on chip. In: Proc int\u2019l conference on computer design (ICCD)"},{"issue":"5","key":"9073_CR64","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1109\/MM.2007.4378785","volume":"27","author":"A Pullini","year":"2007","unstructured":"Pullini A, Angiolini F, Murali S, Atienza D, De Micheli G, Benini L (2007) Bringing NoCs to 65 nm. IEEE MICRO 27(5):75\u201385","journal-title":"IEEE MICRO"},{"key":"9073_CR65","unstructured":"R\u0103dulescu A, Dielissen J, Goossens K, Rijpkema E, Wielage P (2005) An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Trans CAD Integrated Circuits Syst 4\u201317"},{"key":"9073_CR66","volume-title":"Proc ASYNC","author":"D Rostislav","year":"2005","unstructured":"Rostislav D, Vishnyakov V, Friedman E, Ginosar R (2005) An asynchronous router for multiple service levels networks on chip. In: Proc ASYNC"},{"key":"9073_CR67","volume-title":"IS&T\/SPIE electron imag","author":"M Rutten","year":"2005","unstructured":"Rutten M, Pol EJ, van Eijndhoven J, Walters K, Essink G (2005) Dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture. In: IS&T\/SPIE electron imag, vol 5683"},{"key":"9073_CR68","volume-title":"Proc CODES+ISSS","author":"A Scherrer","year":"2006","unstructured":"Scherrer A, Fraboulet A, Risset T (2006) Automatic phase detection for stochastic on-chip traffic generation. In: Proc CODES+ISSS"},{"key":"9073_CR69","unstructured":"SonicsMX (2005) SonicsMX Datasheet. Sonics, Inc. Available on www.sonicsinc.com"},{"key":"9073_CR70","volume-title":"Proc DATE","author":"S Stergiou","year":"2005","unstructured":"Stergiou S, Angiolini F, Carta S, Raffo L, Bertozzi D, de Micheli G (2005) \u00d7pipes Lite: a synthesis oriented design library for networks on chips. In: Proc DATE"},{"key":"9073_CR71","volume-title":"Proc SIGCOMM","author":"I Stoica","year":"1999","unstructured":"Stoica I, Zhang H (1999) Providing guaranteed services without per flow management. In: Proc SIGCOMM"},{"issue":"3","key":"9073_CR72","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1109\/TVLSI.2008.2011239","volume":"17","author":"S Tota","year":"2009","unstructured":"Tota S, Casu M, Roch M, Macchiarulo L, Zamboni M (2009) A case study for NoC-based homogeneous MPSoC architectures. IEEE Trans Very Large Scale Integr 17(3):384\u2013388","journal-title":"IEEE Trans Very Large Scale Integr"},{"key":"9073_CR73","doi-asserted-by":"crossref","first-page":"2613","DOI":"10.1155\/ASP.2005.2613","volume":"2005","author":"K Berkel van","year":"2005","unstructured":"van Berkel K, Heinle F, Meuwissen P, Moerman K, Weiss M (2005) Vector processing as an enabler for software-defined radio in handheld devices. EURASIP J Appl Signal Process 2005:2613\u20132625","journal-title":"EURASIP J Appl Signal Process"},{"key":"9073_CR74","volume-title":"Proc DATE","author":"WD Weber","year":"2005","unstructured":"Weber WD, Chou J, Swarbrick I, Wingard D (2005) A quality-of-service mechanism for interconnection networks in system-on-chips. In: Proc DATE"},{"issue":"5","key":"9073_CR75","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff D, Griffin P, Hoffmann H, Bao L, Edwards B, Ramey C, Mattina M, Miao CC, Brown JF, Agarwal A (2007) On-chip interconnection architecture of the tile processor. IEEE MICRO 27(5):15\u201331","journal-title":"IEEE MICRO"},{"key":"9073_CR76","volume-title":"Proc DATE","author":"P Wielage","year":"2007","unstructured":"Wielage P, Marinissen E, Altheimer M, Wouters C (2007) Design and DfT of a high-speed area-efficient embedded asynchronous FIFO. In: Proc DATE"},{"key":"9073_CR77","volume-title":"Proc RTAS","author":"MH Wiggers","year":"2008","unstructured":"Wiggers MH, Bekooij MJ, Smit GJ (2008) Buffer capacity computation for throughput constrained streaming applications with data-dependent inter-task communication. In: Proc RTAS"},{"key":"9073_CR78","volume-title":"Proc IPDPS","author":"D Wiklund","year":"2003","unstructured":"Wiklund D, Liu D (2003) SoCBUS: switched network on chip for hard real time embedded systems. In: Proc IPDPS"},{"key":"9073_CR79","volume-title":"Proc CICC","author":"D Wingard","year":"1998","unstructured":"Wingard D, Kurosawa A (1998) Integration architecture for system-on-a-chip design. In: Proc CICC"},{"key":"9073_CR80","volume-title":"Proc IPDPS","author":"P Wolkotte","year":"2005","unstructured":"Wolkotte P, Smit G, Rauwerda G, Smit L (2005) An energy-efficient reconfigurable circuit-switched network-on-chip. In: Proc IPDPS"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.springerlink.com\/index\/pdf\/10.1007\/s10617-011-9073-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,9]],"date-time":"2019-06-09T14:07:32Z","timestamp":1560089252000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-011-9073-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3,30]]},"references-count":80,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2011,6]]}},"alternative-id":["9073"],"URL":"https:\/\/doi.org\/10.1007\/s10617-011-9073-7","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3,30]]}}}