{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T04:51:51Z","timestamp":1764132711966},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2012,5,29]],"date-time":"2012-05-29T00:00:00Z","timestamp":1338249600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1007\/s10617-012-9085-y","type":"journal-article","created":{"date-parts":[[2012,5,28]],"date-time":"2012-05-28T12:59:27Z","timestamp":1338209967000},"page":"71-92","source":"Crossref","is-referenced-by-count":54,"title":["Automatic low-cost IP watermarking technique based on output mark insertions"],"prefix":"10.1007","volume":"16","author":[{"given":"Bertrand","family":"Le Gal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lilian","family":"Bossuet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,5,29]]},"reference":[{"issue":"5","key":"9085_CR1","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MSPEC.2006.1628506","volume":"43","author":"M Pecht","year":"2006","unstructured":"Pecht M, Tiku S (2006) Bogus! Electronic manufacturing and consumers confront a rising tide of counterfeit electronics. IEEE Spectr 43(5):37\u201346. Available from: http:\/\/www.spectrum.ieee.org\/print\/3423","journal-title":"IEEE Spectr"},{"key":"9085_CR2","unstructured":"http:\/\/www.agmaglobal.org (2012)"},{"key":"9085_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3636-9","volume-title":"High-level synthesis: introduction to chip and system design","author":"D Gajski","year":"1992","unstructured":"Gajski D et al. (1992) High-level synthesis: introduction to chip and system design. Kluwer Academic, Dordrecht"},{"key":"9085_CR4","isbn-type":"print","volume-title":"High-level synthesis from algorithm to digital circuit","year":"2008","unstructured":"Coussy P, Morawiec A (eds) (2008) High-level synthesis from algorithm to digital circuit. Springer, Berlin. ISBN: 978-1-4020-8587-1","ISBN":"http:\/\/id.crossref.org\/isbn\/9781402085"},{"key":"9085_CR5","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1007\/978-1-4020-8588-8_4","volume-title":"High-level synthesis from algorithm to digital circuit","author":"S Aditya","year":"2008","unstructured":"Aditya S, Kathai V (2008) Algorithmic synthesis using PICO, high-level synthesis from algorithm to digital circuit. In: High-level synthesis from algorithm to digital circuit, vol XVI, pp 53\u201374"},{"key":"9085_CR6","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1007\/978-1-4020-8588-8_5","volume-title":"High-level synthesis from algorithm to digital circuit","author":"M Meredith","year":"2008","unstructured":"Meredith M (2008) High-level SystemC synthesis with forte\u2019s cynthesizer. In: High-level synthesis from algorithm to digital circuit, vol XVI, pp 75\u201397"},{"key":"9085_CR7","first-page":"461","volume-title":"International conference on VLSI design","author":"S Gupta","year":"2003","unstructured":"Gupta S, Dutt N, Gupta R, Nicolau A (2003) Spark: a high-level synthesis framework for applying parallelizing compiler transformations. In: International conference on VLSI design, pp 461\u2013466"},{"key":"9085_CR8","first-page":"1289","volume-title":"Proceedings of the 17th EURASIP European conference on signal processing (EUSIPCO)","author":"B Gal Le","year":"2009","unstructured":"Le Gal B, Casseau E (2009) Automated multimode system design for high performance DSP applications. In: Proceedings of the 17th EURASIP European conference on signal processing (EUSIPCO), Glasgow, Scotland, pp 1289\u20131293"},{"key":"9085_CR9","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1007\/978-1-4020-8588-8_9","volume-title":"High-level synthesis from algorithm to digital circuit","author":"P Coussy","year":"2008","unstructured":"Coussy P et al. (2008) GAUT\u2014a high-level synthesis tool for DSP applications. In: High-level synthesis from algorithm to digital circuit, vol\u00a0XVI. Springer, Berlin, pp 147\u2013169"},{"issue":"3","key":"9085_CR10","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1007\/s10617-005-1395-x","volume":"9","author":"T Abdel-Hamid","year":"2004","unstructured":"Abdel-Hamid T, Tahar S, Aboulhamid EM (2004) A survey on ip watermarking techniques. Des Autom Embed Syst 9(3):211\u2013227","journal-title":"Des Autom Embed Syst"},{"issue":"10","key":"9085_CR11","doi-asserted-by":"crossref","first-page":"1196","DOI":"10.1109\/TCAD.2002.802277","volume":"21","author":"G Wolfe","year":"2002","unstructured":"Wolfe G, Wong JL, Potkonjak M (2002) Watermarking graph partitioning solutions. IEEE Trans Comput-Aided Des Integr Circuits Syst 21(10):1196\u20131204","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"9","key":"9085_CR12","doi-asserted-by":"crossref","first-page":"1277","DOI":"10.1109\/TCAD.2003.816208","volume":"22","author":"D Kirovski","year":"2003","unstructured":"Kirovski D, Potkonjak M (2003) Local watermarks: methodology and application to behavioral synthesis. IEEE Trans Comput-Aided Des Integr Circuits Syst 22(9):1277\u20131283","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9085_CR13","unstructured":"Intellectual Property Protection Development Working Group (2001) Intellectual property protection: schemes, alternatives and discussion (white paper). Virtual Socket Interface Alliance"},{"issue":"3","key":"9085_CR14","doi-asserted-by":"crossref","first-page":"854","DOI":"10.1109\/78.824679","volume":"48","author":"R Chapman","year":"2000","unstructured":"Chapman R, Durrani T (2000) IP Protection of DSP algorithms for system on chip implementation. IEEE Trans Signal Process 48(3):854\u2013861","journal-title":"IEEE Trans Signal Process"},{"key":"9085_CR15","first-page":"39","volume-title":"Proceedings of the IEEE custom integrated circuits conference","author":"A Rashid","year":"1999","unstructured":"Rashid A, Asher J, Mangione-Smith W, Potkonjak M (1999) Hierarchical watermarking for protection of dsp filter cores. In: Proceedings of the IEEE custom integrated circuits conference, pp 39\u201342"},{"issue":"3","key":"9085_CR16","doi-asserted-by":"crossref","first-page":"434","DOI":"10.1109\/4.826826","volume":"35","author":"I Torunoglu","year":"2000","unstructured":"Torunoglu I, Charbon E (2000) Watermarking-based copyright protection of sequential functions. IEEE J Solid-State Circuits 35(3):434\u2013440","journal-title":"IEEE J Solid-State Circuits"},{"issue":"9","key":"9085_CR17","doi-asserted-by":"crossref","first-page":"1101","DOI":"10.1109\/43.945306","volume":"20","author":"AL Oliveira","year":"2001","unstructured":"Oliveira AL (2001) Techniques for the creation of digital watermarks in sequential circuits designs. IEEE Trans Comput-Aided Des Integr Circuits Syst 20(9):1101\u20131117","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9085_CR18","first-page":"194","volume-title":"Proceedings of the IEEE\/ACM international conference on computer-aided design (ICCAD)","author":"D Kirovski","year":"1998","unstructured":"Kirovski D, Hwang YY, Potkonjak M, Cong J (1998) Intellectual property protection by watermarking combinational logic synthesis solutions. In: Proceedings of the IEEE\/ACM international conference on computer-aided design (ICCAD), vol 98, pp 194\u2013198"},{"issue":"3","key":"9085_CR19","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1145\/1080334.1080338","volume":"10","author":"F Koushanfar","year":"2005","unstructured":"Koushanfar F, Hong I, Potkonjak M (2005) Behavioral synthesis techniques for intellectual property protection. ACM Trans Des Autom Electron Syst 10(3):523\u2013545","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"9085_CR20","doi-asserted-by":"crossref","first-page":"831","DOI":"10.1145\/309847.310080","volume-title":"Proceedings of the 36th annual ACM\/IEEE design automation conference (DAC\u201999)","author":"J Lach","year":"1999","unstructured":"Lach J, Mangione-Smith WH, Potkonjak M (1999) Robust FPGA intellectual property protection through multiple small watermarks. In: Proceedings of the 36th annual ACM\/IEEE design automation conference (DAC\u201999). ACM Press, New York, pp 831\u2013836"},{"key":"9085_CR21","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/764808.764847","volume-title":"Proceedings of the 13th ACM Great Lakes symposium on VLSI (GLS-VLSI)","author":"A Jain","year":"2003","unstructured":"Jain A, Yuan L, Pari P, Qu G (2003) Zero overhead watermarking technique for FPGA designs. In: Proceedings of the 13th ACM Great Lakes symposium on VLSI (GLS-VLSI), pp 147\u2013152"},{"key":"9085_CR22","first-page":"671","volume-title":"Proceedings of the 7th international symposium on quality electronic design (ISQED\u201906)","author":"G Sun","year":"2006","unstructured":"Sun G, Gao Z, Xu Y (2006) A watermarking system for ip protection by buffer insertion technique. In: Proceedings of the 7th international symposium on quality electronic design (ISQED\u201906). IEEE Computer Society, Washington, pp 671\u2013675"},{"issue":"18","key":"9085_CR23","doi-asserted-by":"crossref","first-page":"1316","DOI":"10.1049\/el:20030874","volume":"39","author":"YC Fan","year":"2003","unstructured":"Fan YC, Tsao HW (2003) Watermarking for intellectual property protection. Electron Lett 39(18):1316\u20131318","journal-title":"Electron Lett"},{"key":"9085_CR24","first-page":"775","volume-title":"Proceedings of the IEEE\/ACM international conference on computer-aided design (ICCAD\u201904)","author":"R Arvind","year":"2004","unstructured":"Arvind R, Nikhil S, Rosenband DL, Dave N (2004) High-level synthesis: an essential ingredient for designing complex ASICs. In: Proceedings of the IEEE\/ACM international conference on computer-aided design (ICCAD\u201904), DC, USA, pp 775\u2013782"},{"key":"9085_CR25","first-page":"175","volume-title":"Proceeding of IEEE system-on-chip conference (SoC)","author":"B Gal Le","year":"2006","unstructured":"Le Gal B, Andriamisaina C, Casseau E (2006) Bit-width aware high-level synthesis for digital signal processing systems. In: Proceeding of IEEE system-on-chip conference (SoC), Austin, Texas, pp 175\u2013178"},{"key":"9085_CR26","first-page":"316","volume-title":"Proceedings of the Euromicro symposium on digital systems design (DSD\u201902)","author":"M Sllame","year":"2002","unstructured":"Sllame M, Drabek V (2002) An efficient list-based scheduling algorithm for high-level synthesis. In: Proceedings of the Euromicro symposium on digital systems design (DSD\u201902). IEEE Computer Society, Washington, p 316"},{"key":"9085_CR27","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1145\/1176254.1176285","volume-title":"Proceedings of the 4th international conference on Hardware\/software codesign and system synthesis (CODES+ISSS\u201906)","author":"P Lim","year":"2006","unstructured":"Lim P, Kim T (2006) Thermal-aware high-level synthesis based on network flow method. In: Proceedings of the 4th international conference on Hardware\/software codesign and system synthesis (CODES+ISSS\u201906). ACM Press, New York, pp 124\u2013129"},{"key":"9085_CR28","first-page":"455","volume-title":"Proceedings of the conference on design, automation and test in Europe (DATE\u201907)","author":"M Ciesielski","year":"2007","unstructured":"Ciesielski M, Askar S, Gomez-Prado D, Guillot J, Boutillon E (2007) Data-flow transformations using Taylor expansion diagrams. In: Proceedings of the conference on design, automation and test in Europe (DATE\u201907). EDA Consortium, San Jose, CA, USA, pp 455\u2013460"},{"key":"9085_CR29","volume-title":"Proceeding of design and architectures for signal and image processing workshop (DASIP)","author":"E Casseau","year":"2007","unstructured":"Casseau E, Khan S, Le Gal B, Aubry W (2007) Multimode architecture design. In: Proceeding of design and architectures for signal and image processing workshop (DASIP), Grenoble, France"},{"issue":"11","key":"9085_CR30","doi-asserted-by":"crossref","first-page":"454","DOI":"10.1109\/TVLSI.2008.2000821","volume":"16","author":"B Gal Le","year":"2008","unstructured":"Le Gal B, Casseau E, Huet S (2008) Dynamic memory access management for high-performance DSP applications using high-level synthesis. IEEE Trans Very Large Scale Integr (VLSI) Syst 16(11):454\u20131464","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"1\/2","key":"9085_CR31","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1504\/IJES.2006.010166","volume":"2","author":"L Bossuet","year":"2006","unstructured":"Bossuet L, Gogniat G, Burleson W (2006) Dynamically configurable security for SRAM FPGA bitstreams. Int J Embed Syst, 2(1\/2):73\u201385","journal-title":"Int J Embed Syst"},{"issue":"5","key":"9085_CR32","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/79.879339","volume":"17","author":"F Petitcolas","year":"2000","unstructured":"Petitcolas F (2000) Watermarking schemes evaluation. IEEE Signal Process Mag 17(5):58\u201364","journal-title":"IEEE Signal Process Mag"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-012-9085-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-012-9085-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-012-9085-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,8]],"date-time":"2020-07-08T05:10:00Z","timestamp":1594185000000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-012-9085-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,29]]},"references-count":32,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["9085"],"URL":"https:\/\/doi.org\/10.1007\/s10617-012-9085-y","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5,29]]}}}