{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,2,15]],"date-time":"2023-02-15T17:52:25Z","timestamp":1676483545329},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T00:00:00Z","timestamp":1346457600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1007\/s10617-012-9098-6","type":"journal-article","created":{"date-parts":[[2012,10,30]],"date-time":"2012-10-30T09:58:04Z","timestamp":1351591084000},"page":"93-128","source":"Crossref","is-referenced-by-count":4,"title":["A high-level methodology for automatically generating dynamic partially reconfigurable systems using IP-XACT and the UML MARTE profile"],"prefix":"10.1007","volume":"16","author":[{"given":"Gilberto","family":"Ochoa-Ruiz","sequence":"first","affiliation":[]},{"given":"Ouassila","family":"Labbani","sequence":"additional","affiliation":[]},{"given":"El-Bay","family":"Bourennane","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Soulard","sequence":"additional","affiliation":[]},{"given":"Sana","family":"Cherif","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,10,31]]},"reference":[{"key":"9098_CR1","doi-asserted-by":"crossref","unstructured":"Manet P (2008) An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications, EUSASIP J Embedded Syst","DOI":"10.1155\/2008\/367860"},{"key":"9098_CR2","volume-title":"Reconfigurable computing: the theory and practice of FPGA-based computing, Chap 4","author":"K Compton","year":"2008","unstructured":"Compton K, Hack S (2008) Reconfiguration management. In: Reconfigurable computing: the theory and practice of FPGA-based computing, Chap 4. Morgan Kaufmann, San Mateo"},{"key":"9098_CR3","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1007\/978-1-4020-5869-1_22","volume-title":"Designing embedded processors a low power perspective, Chap\u00a022","author":"A Donlin","year":"2007","unstructured":"Donlin A (2007) Applications, design tools and low power issues in FPGA reconfiguration. In: Designing embedded processors a low power perspective, Chap\u00a022. Springer, Berlin, pp\u00a0513\u2013541"},{"key":"9098_CR4","unstructured":"OMG (2012) Modeling and analysis of real-time and embedded systems MARTE, Beta 3"},{"key":"9098_CR5","unstructured":"IEEE Standard for IP-XACT (2010) Standard structure for packaging, integrating, and reusing IP within tools flows. IEEE Std 1685\u20132009, pp\u00a0C1-360, Feb\u00a018 2010"},{"key":"9098_CR6","doi-asserted-by":"crossref","unstructured":"Kruijtzer W et al (2008) Industrial IP integration flows based on IP-XACT Standards. In: DATE\u201908, March 2008, pp\u00a032\u201337","DOI":"10.1109\/DATE.2008.4484656"},{"key":"9098_CR7","unstructured":"Lennard C (2006) Industrially proving the SPIRIT consortium specifications for design chain integration. In: DATE\u201906, March 2006, pp\u00a01\u20136"},{"key":"9098_CR8","unstructured":"Xilinx (2011) Partial reconfiguration user guide, Xilinx UG208"},{"key":"9098_CR9","unstructured":"Xilinx (2011) EDK concepts, tools, and techniques a hands-on guide to effective embedded system design"},{"key":"9098_CR10","unstructured":"Xilinx (2011) Embedded system tools reference guide, Xilinx UG111"},{"key":"9098_CR11","unstructured":"Xilinx (2011) Platform specification format reference manual, Xilinx UG642"},{"key":"9098_CR12","unstructured":"Xilinx (2009) PlanAhead user\u2019s guide, Xilinx UG632"},{"key":"9098_CR13","first-page":"21","volume-title":"The 3rd international, IEEE-NEWCAS conference","author":"J-L Dekeyser","year":"2005","unstructured":"Dekeyser J-L, Boulet P, Marquet P Meftali S (2005) Model driven engineering for SoC co-design. In: The 3rd international, IEEE-NEWCAS conference, 19\u201322\u00a0June 2005, pp\u00a021\u201325. doi: 10.1109\/NEWCAS.2005.1496724"},{"key":"9098_CR14","unstructured":"Taha S, Radermacher A, G\u00e9rard S, Dekeyser J-L (2007) MARTE: UML-based hardware design from modelling to simulation. FDL"},{"key":"9098_CR15","first-page":"118","volume-title":"SIES 2007","author":"S Taha","year":"2007","unstructured":"Taha S, Gerard S, Dekeyser J-L (2007) An open framework for detailed hardware modeling. In: SIES 2007, pp\u00a0118\u2013125"},{"key":"9098_CR16","volume-title":"MARTE workshop at DATE\u201908","author":"A Koudri","year":"2008","unstructured":"Koudri A et al. (2008) Using MARTE in the MOPCOM SoC\/SoPC CoMethodology. In: MARTE workshop at DATE\u201908"},{"key":"9098_CR17","volume-title":"Design, automation and test in Europe (DATE\u201909)","author":"J Vidal","year":"2009","unstructured":"Vidal J, De\u00a0Lamotte F, Gogniat G (2009) A co-design approach for embedded system modeling and code generation with UML and MARTE. In: Design, automation and test in Europe (DATE\u201909)"},{"key":"9098_CR18","first-page":"256","volume-title":"International conference on microelectronics (ICM)","author":"J Vidal","year":"2009","unstructured":"Vidal J, de\u00a0Lamotte F, Gogniat G, Diguet J-P, Soulard, P (2009) IP reuse in an MDA MPSoPC co-design approach. In: International conference on microelectronics (ICM), 19\u201322 Dec\u00a02009, pp\u00a0256\u2013259"},{"key":"9098_CR19","unstructured":"West team of LIFL laboratory (2012) Graphical array specification for parallel and distributed computing (Gaspard)"},{"key":"9098_CR20","volume-title":"17th IFIP\/IEEE international conference on very large scale integration (VLSI-SoC 09)","author":"IR Quadri","year":"2009","unstructured":"Quadri IR, Muller A, Meftali S, Dekeyser J-L (2009) MARTE based design flow for partially reconfigurable systems-on-chips. In: 17th IFIP\/IEEE international conference on very large scale integration (VLSI-SoC 09)"},{"key":"9098_CR21","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/DASIP.2010.5706248","volume-title":"Conference on design and architectures for signal and image processing (DASIP)","author":"IR Quadri","year":"2010","unstructured":"Quadri IR, Meftali S, Dekeyser J-L (2010) Designing dynamically reconfigurable SoCs: from UML MARTE models to automatic code generation. In: Conference on design and architectures for signal and image processing (DASIP), 26\u201328 Oct 2010, pp\u00a068\u201375"},{"key":"9098_CR22","unstructured":"Quadri IR (2011) MARTE based model driven design methodology for targeting dynamically reconfigurable FPGA based SoCs. PhD Dissertation"},{"key":"9098_CR23","first-page":"69","volume-title":"DIPES 2008","author":"S Revol","year":"2008","unstructured":"Revol S, Taha S, Terrier F, Clouard A, G\u00e9rard S, Radermacher A, Dekeyser J-L (2008) Unifying HW analysis and SoC design flows by bridging two key standards: UML and IP-XACT. In: DIPES 2008, pp\u00a069\u201378"},{"key":"9098_CR24","volume-title":"Proc DATE workshop on modeling and analysis of real-time and embedded systems with the MARTE UML profile","author":"C Andr\u00e9","year":"2008","unstructured":"Andr\u00e9 C, Mallet F, Khan AM, de\u00a0Simone R (2008) Modeling SPIRIT IP-XACT with UML MARTE. In: Proc DATE workshop on modeling and analysis of real-time and embedded systems with the MARTE UML profile"},{"key":"9098_CR25","doi-asserted-by":"crossref","first-page":"238","DOI":"10.1109\/DATE.2009.5090664","volume-title":"Design, automation & test in Europe conference & exhibition, 2009, DATE\u201909","author":"T Schattkowsky","year":"2009","unstructured":"Schattkowsky T, Tao X, Mueller W (2009) A UML frontend for IP-XACT-based IP management. In: Design, automation & test in Europe conference & exhibition, 2009, DATE\u201909, 20\u201324 April 2009, pp\u00a0238\u2013243"},{"key":"9098_CR26","volume-title":"UML-SOC\u201908","author":"T Arpinen","year":"2008","unstructured":"Arpinen T et al. (2008) Model-driven approach for automatic SPIRIT IP integration. In: UML-SOC\u201908, June 2008"},{"key":"9098_CR27","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1109\/DATE.2009.5090665","volume-title":"Design, automation & test in Europe conference & exhibition, 2009, DATE\u201909","author":"T Arpinen","year":"2009","unstructured":"Arpinen T, Koskinen T, Salminen E, Hamalainen TD, Hannikainen M (2009) Evaluating UML2 modeling of IP-XACT objects for automatic MP-SoC integration onto FPGA. In: Design, automation & test in Europe conference & exhibition, 2009, DATE\u201909, 20\u201324 April 2009, pp\u00a0244\u2013249"},{"key":"9098_CR28","first-page":"706","volume-title":"DSD 2010","author":"S Cherif","year":"2010","unstructured":"Cherif S, Quadri IR, Meftali S, Dekeyser J-L (2010) Modeling reconfigurable systems-on-chips with UML MARTE profile: an exploratory analysis. In: DSD 2010, pp\u00a0706\u2013713"},{"key":"9098_CR29","first-page":"31","volume-title":"ReConFig 2010","author":"S Guillet","year":"2010","unstructured":"Guillet S, de\u00a0Lamotte F, Rutten E, Gogniat G, Diguet J-P (2010) Modeling and formal control of partial dynamic reconfiguration. In: ReConFig 2010, pp\u00a031\u201336"},{"key":"9098_CR30","unstructured":"Sodius Corporation (2011) MDWorkbench. http:\/\/www.mdworkbench.com\/"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-012-9098-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-012-9098-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-012-9098-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,5]],"date-time":"2019-07-05T03:02:16Z","timestamp":1562295736000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-012-9098-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,9]]}},"alternative-id":["9098"],"URL":"https:\/\/doi.org\/10.1007\/s10617-012-9098-6","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}