{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,5,21]],"date-time":"2022-05-21T17:26:35Z","timestamp":1653153995286},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1007\/s10617-012-9101-2","type":"journal-article","created":{"date-parts":[[2012,12,6]],"date-time":"2012-12-06T09:39:37Z","timestamp":1354786777000},"page":"161-187","source":"Crossref","is-referenced-by-count":9,"title":["System level modeling methodology of NoC design from UML-MARTE to VHDL"],"prefix":"10.1007","volume":"16","author":[{"given":"Majdi","family":"Elhaji","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre","family":"Boulet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdelkrim","family":"Zitouni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samy","family":"Meftali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Luc","family":"Dekeyser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rached","family":"Tourki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,12,7]]},"reference":[{"issue":"1","key":"9101_CR1","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, De Micheli G (2002) Networks on chips: a new SoC paradigm. IEEE Comput Soc 35(1):70\u201378","journal-title":"IEEE Comput Soc"},{"key":"9101_CR2","first-page":"684","volume-title":"Proceedings of the design automation conference (DAC01)","author":"WJ Dally","year":"2001","unstructured":"Dally WJ, Towles B (2001) Route packets not wires on-chip interconnection networks. In: Proceedings of the design automation conference (DAC01), pp 684\u2013689"},{"key":"9101_CR3","first-page":"70","volume-title":"Proceedings of the design automation conference (DAC01)","author":"M Sgroi","year":"2001","unstructured":"Sgroi M, Sheets M, Keutzer K, Malik S, Rabaey J, Vencentelli A (2001) Addressing the system-on-a-chip interconnect woes through communication-based design. In: Proceedings of the design automation conference (DAC01), pp 70\u201378"},{"key":"9101_CR4","first-page":"246","volume-title":"Proceedings of the 2005 IEEE\/ACM international conference on computer-aided design (ICCAD05)","author":"UY Ogras","year":"2005","unstructured":"Ogras UY, Marculescu R (2005) Application-specific Network-on-chip architecture customization via long-range link insertion. In: Proceedings of the 2005 IEEE\/ACM international conference on computer-aided design (ICCAD05), pp 246\u2013253"},{"issue":"1","key":"9101_CR5","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1016\/j.vlsi.2004.03.003","volume":"38","author":"F Moraes","year":"2004","unstructured":"Moraes F (2004) HERMES an infrastructure for low area overhead packet-switching networks on chip. Integration 38(1):69\u201393","journal-title":"Integration"},{"key":"9101_CR6","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1109\/ICCD.2003.1240952","volume-title":"Proceedings of international conference on computer design","author":"M Dall\u2019Osso","year":"2003","unstructured":"Dall\u2019Osso M (2003) Xpipes: a latency insensitive parameterized network on chip architecture for multi-processors SoCs. In: Proceedings of international conference on computer design, pp 536\u2013539"},{"key":"9101_CR7","first-page":"678","volume-title":"Proceedings of design automation conference (DAC01)","author":"F Karim","year":"2001","unstructured":"Karim F, Nguyen A, Dey S, Ramesh R (2001) On-chip communication architecture for OC-768 network processors. In: Proceedings of design automation conference (DAC01), pp 678\u2013683"},{"key":"9101_CR8","first-page":"40","volume-title":"Proceedings of NORCHIP conference (NORCHIP05)","author":"R Holsmark","year":"2005","unstructured":"Holsmark R, Kumar S (2005) Design issues and performance evaluation of mesh NoC with regions. In: Proceedings of NORCHIP conference (NORCHIP05), pp 40\u201343"},{"key":"9101_CR9","first-page":"40","volume-title":"Proceedings of NORCHIP conference (NORCHIP00)","author":"A Hemani","year":"2000","unstructured":"Hemani A, Jantsch A, Kumar S, Postula A, Berg J, Millberg M, Lindquist D (2000) Network on a chip: an architecture for billion transistor era. In: Proceedings of NORCHIP conference (NORCHIP00), pp 40\u201343"},{"key":"9101_CR10","unstructured":"OMG (2009) A UML profile for MARTE: modeling and analysis of real-time embedded systems, OMG adopted specification"},{"key":"9101_CR11","unstructured":"OMG (2009) Modeling and analysis of real-time and embedded systems. Object Management Group. http:\/\/www.omg.org\/spec\/MARTE\/"},{"key":"9101_CR12","unstructured":"Demeure A, Lafage A, Boutillon E, Rozonelli D, Dufourd JC, Marro JL (1995) Array-OL: proposition d\u2019un formalisme tableau pour le tratement de signal multi-dimensionnel. http:\/\/hdl.handle.net\/2042\/12353"},{"issue":"2","key":"9101_CR13","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1007\/s11045-009-0085-4","volume":"21","author":"C Glita","year":"2010","unstructured":"Glita C, Dumont Ph, Boulet P (2010) ARRAY-OL with delays, a domain specific specification language for multidimensional intensive. Multidimens Syst Signal Process 21(2):105\u2013131","journal-title":"Multidimens Syst Signal Process"},{"key":"9101_CR14","unstructured":"DaRT Team LIFL\/INRIA (2008) Graphical array specification for parallel and distributed computing (Gaspard). https:\/\/gforge.inria.fr\/projects\/gaspard2\/"},{"key":"9101_CR15","volume-title":"Proceedings of the model based engineering for embedded systems design (M-BED2011)","author":"M Elhaji","year":"2011","unstructured":"Elhaji M, Boulet P, Zitouni A, Tourki R, Dekeyser JL, Meftaly S (2011) Modeling networks-on-chip at system level with the MARTE UML profile. In: Proceedings of the model based engineering for embedded systems design (M-BED2011)"},{"issue":"1","key":"9101_CR16","first-page":"101","volume":"28","author":"M Zid","year":"2009","unstructured":"Zid M, Zitouni A, Baganne A, Tourki R (2009) Nouvelles architectures generiques de NoC. J Tsinghua Univ (Sci Technol) 28(1):101\u2013133","journal-title":"J Tsinghua Univ (Sci Technol)"},{"key":"9101_CR17","series-title":"Lecture notes in electrical engineering","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-9757-7","volume-title":"Designing reliable and efficient networks on chips","author":"S Murali","year":"2009","unstructured":"Murali S (2009) Designing reliable and efficient networks on chips. Lecture notes in electrical engineering, vol 34. Springer, Berlin"},{"key":"9101_CR18","unstructured":"Arteris. http:\/\/www.arteris.com\/"},{"key":"9101_CR19","unstructured":"INoC. http:\/\/www.inocs.com\/"},{"key":"9101_CR20","unstructured":"Silistix. http:\/\/www.silistix.com\/"},{"key":"9101_CR21","first-page":"457","volume-title":"Proceedings of design and architectures for signal and image processing (DASIP07)","author":"R Dafali","year":"2007","unstructured":"Dafali R, Diguet JP, Evain S, Eustache Y, Juin E (2007) Spider CAD tool: case study of NoC IP generation for FPGA. In: Proceedings of design and architectures for signal and image processing (DASIP07), pp 457\u2013460"},{"key":"9101_CR22","volume-title":"IRISA","author":"P Moenner","year":"1996","unstructured":"Moenner P, Perraudeau L, Quinton P, Rajopadhye S, Risset T (1996) Generating regular arithmetic circuits with ALPHARD. In: IRISA"},{"key":"9101_CR23","first-page":"1340","volume-title":"Proceedings of the thirtieth Asilomar on signals, systems and computers","author":"MC Williamson","year":"1996","unstructured":"Williamson MC (1996) Synthesis of parallel hardware implementations from synchronous dataflow graph specifications. In: Proceedings of the thirtieth Asilomar on signals, systems and computers, pp 1340\u20131343"},{"key":"9101_CR24","unstructured":"MathWorks (2009) Simulink Hdl coder. www.mathworks.com\/products\/slhdlcoder"},{"key":"9101_CR25","first-page":"137","volume-title":"Proceedings of the 4th European conference on model driven architecture","author":"SK Wood","year":"2008","unstructured":"Wood SK, Akehurst DH, Howells WGJ, McDonald-Maier KD (2008) Array OL descriptions of repetitive structures in VHDL. In: Proceedings of the 4th European conference on model driven architecture, pp 137\u2013152"},{"key":"9101_CR26","unstructured":"LE Beux S, Marquet P, Dekeyser JL (2008) Model driven engineering benefits for high level synthesis. INRIA res rep 6615, INRIA\u00a02008"},{"key":"9101_CR27","first-page":"244","volume-title":"Proceedings of the Asia and South pacific design automation conference (ASP-DAC04)","author":"R Damasevicius","year":"2004","unstructured":"Damasevicius R, Stuikys V (2004) Application of UML for hardware design based on design process model. In: Proceedings of the Asia and South pacific design automation conference (ASP-DAC04), pp 244\u2013249"},{"key":"9101_CR28","unstructured":"Favre M (2005) Foundations of model driven reverse engineering: models episode. I. Stories of the Fidus papyrus and of the Solarus, language engineering for model-driven software development. \/\/drops.dagstuhl.de\/opus\/volltexte\/2005\/13"},{"key":"9101_CR29","volume-title":"Proceedings of the IEEE NORCHIP conference","author":"D Bjorklund","year":"2002","unstructured":"Bjorklund D, Lilius J (2002) From UML behavioral descriptions to efficient synthesizable VHDL. In: Proceedings of the IEEE NORCHIP conference"},{"key":"9101_CR30","first-page":"125","volume-title":"Proceedings of IFIP advances in information and communication technology","author":"TG Moreiral","year":"2010","unstructured":"Moreiral TG, Wehrmeister MA, Pereira CE, Ptin JF, Levrat E (2010) Generating VHDL source code from UML models of embedded systems. In: Proceedings of IFIP advances in information and communication technology, pp 125\u2013136"},{"key":"9101_CR31","series-title":"Lecture notes in computer science","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1007\/11751113_15","volume-title":"Rapid integration of software engineering techniques","author":"M Rieder","year":"2006","unstructured":"Rieder M, Steiner R, Berthouzoz C, Corthay F, Sterren T (2006) Synthesized UML, a practical approach to map UML to VHDL. In: Rapid integration of software engineering techniques. Lecture notes in computer science, vol 39, pp 203\u2013217"},{"key":"9101_CR32","unstructured":"Boulet P (2007) Array-OL revisited, multidimensional intensive signal processing specification. INRIA"},{"key":"9101_CR33","first-page":"15","volume-title":"Proceedings of the international symposium on system-on-chip","author":"M Coppola","year":"2004","unstructured":"Coppola M, Locatelli R, Maruccia G, Pieralisi L, Scandurra A (2004) Spidergon: a novel on-chip communication network. In: Proceedings of the international symposium on system-on-chip, p 15"},{"issue":"4","key":"9101_CR34","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/2043662.2043663","volume":"10","author":"A Gamati\u00e9","year":"2011","unstructured":"Gamati\u00e9 A, Le Beux S, Piel E, Ben Atitallah R, Etien A, Marquet P, Dekeyser JL (2011) A model driven design framework for massively parallel embedded systems. ACM Trans Embed Comput Syst 10(4):2\u201336","journal-title":"ACM Trans Embed Comput Syst"},{"key":"9101_CR35","unstructured":"Boulet P (2008) Formal semantics of Array-OL, a domain specific language for intensive multidimensional signal processing. INRIA res rep RR-6467"},{"key":"9101_CR36","volume-title":"Proceedings of Sophia-Antipolis conference on micro-electronics (SAME98)","author":"A Demeur","year":"1998","unstructured":"Demeur A, Del Gallo Y (1998) An array approach for signal processing design. In: Proceedings of Sophia-Antipolis conference on micro-electronics (SAME98)"},{"key":"9101_CR37","unstructured":"Object Management Group (2005) UML Profile for schedulability, performance, and time version 1.1. http:\/\/www.omg.org\/technology\/documents\/formal\/schedulability"},{"key":"9101_CR38","unstructured":"Object Management Group (2006) Final adopted OMG SysML specification. http:\/\/www.omg.org\/cgi-bin\/docptc\/06-0504"},{"key":"9101_CR39","series-title":"Lecture notes in electrical engineering","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1007\/978-1-4020-8297-9_13","volume-title":"Embedded systems specification and design languages","author":"H Yu","year":"2008","unstructured":"Yu H, Gamati\u00e9 A, Rutten E, Dekeyser JL (2008) Model transformations from a data parallel formalism towards synchronous language. In: Embedded systems specification and design languages. Lecture notes in electrical engineering, vol 10, pp 183\u2013198"},{"key":"9101_CR40","first-page":"165","volume-title":"Proceedings of Euromicro international conference on parallel, distributed and network-based processing (PDP08)","author":"J Taillard","year":"2008","unstructured":"Taillard J, Guyomarch F, Dekeyser JL (2008) A graphical framework for high performance computing using an MDE approach. In: Proceedings of Euromicro international conference on parallel, distributed and network-based processing (PDP08), pp 165\u2013173"},{"key":"9101_CR41","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1109\/SOCC.2007.4545457","volume-title":"Proceedings of the IEEE international SoC conference (SoCC07)","author":"R BEN Atitalah","year":"2007","unstructured":"BEN Atitalah R, Piel E, Niar S, Marquet P, Dekeyser JL (2007) Multilevel MPSoC simulation using an MDE approach. In: Proceedings of the IEEE international SoC conference (SoCC07), pp 197\u2013200"},{"key":"9101_CR42","volume-title":"From MARTE to reconfigurable NoCs: a model driven design methodology, dynamic reconfigurable network-on-chip design: innovations for computational processing and communication","author":"I Quadri","year":"2010","unstructured":"Quadri I, Elhaji M, Meftali S, Dekeyser J-L (2010) From MARTE to reconfigurable NoCs: a model driven design methodology, dynamic reconfigurable network-on-chip design: innovations for computational processing and communication. IGI Global, Hershey"},{"key":"9101_CR43","first-page":"269","volume-title":"Proceedings of the design and architectures for signal and image processing (DASIP11)","author":"M Elhaji","year":"2011","unstructured":"Elhaji M, Attia B, Zitouni A, Meftali S, Dekeyser JL, Tourki R (2011) FERONOC: flexible and extensible router implementation for diagonal mesh topology. In: Proceedings of the design and architectures for signal and image processing (DASIP11), pp 269\u2013276"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-012-9101-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-012-9101-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-012-9101-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,6]],"date-time":"2019-07-06T15:18:26Z","timestamp":1562426306000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-012-9101-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":43,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,11]]}},"alternative-id":["9101"],"URL":"https:\/\/doi.org\/10.1007\/s10617-012-9101-2","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}