{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T18:28:35Z","timestamp":1673029715181},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2012,12,4]],"date-time":"2012-12-04T00:00:00Z","timestamp":1354579200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1007\/s10617-012-9102-1","type":"journal-article","created":{"date-parts":[[2012,12,3]],"date-time":"2012-12-03T16:09:30Z","timestamp":1354550970000},"page":"343-375","source":"Crossref","is-referenced-by-count":5,"title":["Symbolic system-level design methodology for multi-mode reconfigurable systems"],"prefix":"10.1007","volume":"17","author":[{"given":"Stefan","family":"Wildermann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felix","family":"Reimann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Ziener","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,12,4]]},"reference":[{"key":"9102_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1315-1","volume-title":"Logic-based 0-1 constraint programming","author":"P Barth","year":"1996","unstructured":"Barth P (1996) Logic-based 0-1 constraint programming. Kluwer Academic, Norwell"},{"key":"9102_CR2","first-page":"55","volume-title":"Proc. of FCCM 2010","author":"T Becker","year":"2010","unstructured":"Becker T, Luk W, Cheung PYK (2010) Energy-aware optimisation for run-time reconfiguration. In: Proc. of FCCM 2010, May 2010, pp 55\u201362"},{"key":"9102_CR3","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1023\/A:1008899229802","volume":"3","author":"T Blickle","year":"1998","unstructured":"Blickle T, Teich J, Thiele L (1998) System-level synthesis using evolutionary algorithms. Des Autom Embed Syst 3:23\u201358","journal-title":"Des Autom Embed Syst"},{"key":"9102_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/0-387-27578-9","volume-title":"Hard real-time computing systems","author":"GC Buttazzo","year":"2005","unstructured":"Buttazzo GC (2005) Hard real-time computing systems. Springer, Berlin"},{"key":"9102_CR5","doi-asserted-by":"crossref","first-page":"394","DOI":"10.1145\/368273.368557","volume":"5","author":"M Davis","year":"1962","unstructured":"Davis M, Logemann G, Loveland D (1962) A machine program for theorem-proving. Commun ACM 5:394\u2013397","journal-title":"Commun ACM"},{"key":"9102_CR6","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1109\/HPCA.1996.501178","volume-title":"Proceedings of the symposium on high-performance computer architecture (HPCA)","author":"HA ElGindy","year":"1996","unstructured":"ElGindy HA, Schr\u00f6der H, Spray A, Somani AK, Schmeck H (1996) RMB\u2014a reconfigurable multiple bus network. In: Proceedings of the symposium on high-performance computer architecture (HPCA), pp 108\u2013117, 3\u20137"},{"key":"9102_CR7","first-page":"43","volume-title":"Proceedings of the design automation conference (DAC)","author":"M Gla\u00df","year":"2009","unstructured":"Gla\u00dfM, Lukasiewycz M, Teich J, Bordoloi UD, Chakraborty S (2009) Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis. In: Proceedings of the design automation conference (DAC), San Francisco, USA, July 2009, pp 43\u201346"},{"key":"9102_CR8","first-page":"238","volume-title":"Proceedings of the international conference on engineering of reconfigurable systems and algorithms (ERSA)","author":"J Hagemeyer","year":"2007","unstructured":"Hagemeyer J, Kettelhoit B, Koester M, Porrmann M (2007) Design of homogeneous communication infrastructures for partially reconfigurable FPGAs. In: Proceedings of the international conference on engineering of reconfigurable systems and algorithms (ERSA), pp 238\u2013247"},{"key":"9102_CR9","volume-title":"Proceedings of the design, automation and test in Europe (DATE)","author":"J Hagemeyer","year":"2007","unstructured":"Hagemeyer J, Kettelhoit B, Koester M, Porrmann M (2007) INDRA\u2014integrated design flow for reconfigurable architectures. In: Proceedings of the design, automation and test in Europe (DATE)"},{"key":"9102_CR10","first-page":"1584","volume-title":"Proceedings of the design, automation and test in Europe (DATE)","author":"L Huang","year":"2010","unstructured":"Huang L, Xu Q (2010) Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint. In: Proceedings of the design, automation and test in Europe (DATE), pp\u00a01584\u20131589"},{"key":"9102_CR11","first-page":"275","volume-title":"Proc of DAC 2004","author":"R Jejurikar","year":"2004","unstructured":"Jejurikar R, Pereira C, Gupta R (2004) Leakage aware dynamic voltage scaling for real-time embedded systems. In: Proc of DAC 2004, pp 275\u2013280"},{"key":"9102_CR12","first-page":"134","volume-title":"Proc of VLSI 2010","author":"S Kestur","year":"2010","unstructured":"Kestur S, Davis JD, Williams O (2010) BLAS comparison on FPGA, CPU and GPU. In: Proc of VLSI 2010, July 2010, pp 134\u2013139"},{"key":"9102_CR13","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1109\/ASAP.1997.606839","volume-title":"Proceedings of the international conference on application-specific systems, architectures and processors (ASAP)","author":"B Kienhuis","year":"1997","unstructured":"Kienhuis B, Deprettere E, Vissers K, van der Wolf P (1997) An approach for quantitative analysis of application-specific dataflow architectures. In: Proceedings of the international conference on application-specific systems, architectures and processors (ASAP), ASAP \u201997, July 1997, pp 338\u2013349"},{"key":"9102_CR14","first-page":"119","volume-title":"Proceedings of the international conference on field-programmable logic and applications (FPL)","author":"D Koch","year":"2008","unstructured":"Koch D, Beckhoff C, Teich J (2008) ReCoBus-builder\u2014a novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs. In: Proceedings of the international conference on field-programmable logic and applications (FPL), September 2008, pp 119\u2013124"},{"key":"9102_CR15","first-page":"251","volume-title":"Proceedings of the symposium on field-programmable custom computing machine (FCCM)","author":"D Koch","year":"2009","unstructured":"Koch D, Beckhoff C, Teich J (2009) Minimizing internal fragmentation by fine-grained two-dimensional module placement for runtime reconfigurable systems. In: Proceedings of the symposium on field-programmable custom computing machine (FCCM), pp 251\u2013254"},{"key":"9102_CR16","first-page":"287","volume-title":"Proceedings of the symposium on field-programmable custom computing machine (FCCM)","author":"D Koch","year":"2008","unstructured":"Koch D, Haubelt C, Teich J (2008) Efficient reconfigurable on-chip buses for FPGAs. In: Proceedings of the symposium on field-programmable custom computing machine (FCCM), April 2008, pp 287\u2013290"},{"issue":"6","key":"9102_CR17","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/TVLSI.2010.2044902","volume":"19","author":"M Koester","year":"2011","unstructured":"Koester M, Luk W, Hagemeyer J, Porrmann M, R\u00fcckert U (2011) Design optimizations for tiled partially reconfigurable systems. IEEE Trans Very Large Scale Integr Syst 19(6):1048\u20131061","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"9102_CR18","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1162\/106365602760234108","volume":"10","author":"M Laumanns","year":"2002","unstructured":"Laumanns M, Thiele L, Deb K, Zitzler E (2002) Combining convergence and diversity in evolutionary multiobjective optimization. Evol Comput 10:263\u2013282","journal-title":"Evol Comput"},{"key":"9102_CR19","first-page":"59","volume":"7","author":"D Berre Le","year":"2010","unstructured":"Le Berre D, Parrain A (2010) The SAT4J library, release 2.2, system description. J Satisf Boolean Model Comput 7:59\u201364","journal-title":"J Satisf Boolean Model Comput"},{"key":"9102_CR20","unstructured":"Lukasiewycz M (2010) Modeling, analysis, and optimization of automotive networks. Dissertation, University of Erlangen-Nuremberg, Germany. Cuvillier Verlag, G\u00f6ttingen"},{"key":"9102_CR21","first-page":"935","volume-title":"Proceedings of the Congress on evolutionary computation (CEC)","author":"M Lukasiewycz","year":"2007","unstructured":"Lukasiewycz M, Gla\u00dfM, Haubelt C, Teich J (2007) SAT-decoding in evolutionary algorithms for discrete constrained optimization problems. In: Proceedings of the Congress on evolutionary computation (CEC), Singapore, Singapore, September 2007, pp 935\u2013942"},{"key":"9102_CR22","first-page":"691","volume-title":"Proceedings of the Asia and South pacific design automation conference (ASPDAC)","author":"M Lukasiewycz","year":"2008","unstructured":"Lukasiewycz M, Gla\u00dfM, Haubelt C, Teich J (2008) Efficient symbolic multi-objective design space exploration. In: Proceedings of the Asia and South pacific design automation conference (ASPDAC), pp 691\u2013696"},{"key":"9102_CR23","first-page":"626","volume-title":"Proceedings of the design automation conference (DAC)","author":"M Lukasiewycz","year":"2008","unstructured":"Lukasiewycz M, Gla\u00dfM, Haubelt C, Teich J, Regler R, Lang B (2008) Concurrent topology and routing optimization in automotive network integration. In: Proceedings of the design automation conference (DAC), Anaheim, USA, June 2008, pp 626\u2013629"},{"key":"9102_CR24","volume-title":"Proceedings of the genetic and evolutionary computing conference (GECCO)","author":"M Lukasiewycz","year":"2011","unstructured":"Lukasiewycz M, Gla\u00dfM, Reimann F, Teich J (2011) Opt4J\u2014a modular framework for meta-heuristic optimization. In: Proceedings of the genetic and evolutionary computing conference (GECCO), Dublin, Ireland"},{"key":"9102_CR25","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1145\/1629435.1629468","volume-title":"Proceedings of the international conference on Hardware\/Software codesign and system synthesis (CODES+ISSS)","author":"M Lukasiewycz","year":"2009","unstructured":"Lukasiewycz M, Gla\u00dfM, Teich J (2009) Exploiting data-redundancy in reliability-aware networked embedded system design. In: Proceedings of the international conference on Hardware\/Software codesign and system synthesis (CODES+ISSS), pp 229\u2013238"},{"key":"9102_CR26","first-page":"472","volume-title":"Proceedings of the design, automation and test in Europe (DATE)","author":"M Lukasiewycz","year":"2009","unstructured":"Lukasiewycz M, Streub\u00fchr M, Gla\u00dfM, Haubelt C, Teich J (2009) Combined system synthesis and communication architecture exploration for MPSoCs. In: Proceedings of the design, automation and test in Europe (DATE), pp 472\u2013477"},{"key":"9102_CR27","first-page":"1","volume-title":"Proceedings of the international conference on field-programmable logic and applications (FPL)","author":"P Lysaght","year":"2006","unstructured":"Lysaght P, Blodget B, Mason J, Young J, Bridgford B (2006) Invited paper: enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs. In: Proceedings of the international conference on field-programmable logic and applications (FPL), pp 1\u20136"},{"key":"9102_CR28","doi-asserted-by":"crossref","first-page":"999","DOI":"10.1145\/1559845.1559965","volume-title":"SIGMOD","author":"R M\u00fcller","year":"2009","unstructured":"M\u00fcller R, Teubner J (2009) FPGA: what\u2019s in it for a database? In: SIGMOD, pp 999\u20131004"},{"key":"9102_CR29","first-page":"234","volume-title":"Proceedings of the international conference on field-programmable logic and applications (FPL)","author":"A Oetken","year":"2010","unstructured":"Oetken A, Wildermann S, Teich J, Koch D (2010) A bus-based SoC architecture for flexible module placement on reconfigurable FPGAs. In: Proceedings of the international conference on field-programmable logic and applications (FPL), pp 234\u2013239"},{"key":"9102_CR30","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1145\/1878961.1878986","volume-title":"Proceedings of the eighth IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis","author":"F Reimann","year":"2010","unstructured":"Reimann F, Gla\u00dfM, Haubelt C, Eberl M, Teich J (2010) Improving platform-based system synthesis by satisfiability modulo theories solving. In: Proceedings of the eighth IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis, CODES\/ISSS \u201910, pp 135\u2013144"},{"key":"9102_CR31","first-page":"960","volume-title":"Proceedings of the design, automation and test in Europe (DATE)","author":"MT Schmitz","year":"2003","unstructured":"Schmitz MT, Al-Hashimi BM, Eles P (2003) A co-design methodology for energy-efficient multi-mode embedded systems with consideration of mode execution probabilities. In: Proceedings of the design, automation and test in Europe (DATE), pp 960\u2013965"},{"issue":"2","key":"9102_CR32","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/TCAD.2004.837729","volume":"24","author":"MT Schmitz","year":"2005","unstructured":"Schmitz MT, Al-Hashimi BM, Eles P (2005) Cosynthesis of energy-efficient multimode embedded systems with consideration of mode-execution probabilities. IEEE Trans Comput-Aided Des Integr Circuits Syst 24(2):153\u2013169","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9102_CR33","unstructured":"Sheini HM, Sakallah KA (2006) Pueblo: A hybrid pseudo-boolean SAT solver. J Sat, Boolean Mod Comput, 165\u2013189"},{"key":"9102_CR34","first-page":"187","volume-title":"Proceedings of the international conference on field-programmable logic and applications (FPL)","author":"F Sironi","year":"2010","unstructured":"Sironi F, Triverio M, Hoffmann H, Maggio M, Santambrogio MD (2010) Self-aware adaptation in FPGA-based systems. In: Proceedings of the international conference on field-programmable logic and applications (FPL), September 2010, pp 187\u2013192"},{"key":"9102_CR35","doi-asserted-by":"crossref","unstructured":"Wildermann S, Angermeier J, Sibirko E, Teich J (2012) Placing multi-mode streaming applications on dynamically partially reconfigurable architectures. International Journal of Reconfigurable Computing","DOI":"10.1155\/2012\/608312"},{"key":"9102_CR36","series-title":"LNCS","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/978-3-642-16576-4_1","volume-title":"Proceedings of international conference on autonomic and trusted computing (ATC)","author":"S Wildermann","year":"2010","unstructured":"Wildermann S, Oetken A, Teich J, Salcic Z (2010) Self-organizing computer vision for robust object tracking in smart cameras. In: Proceedings of international conference on autonomic and trusted computing (ATC). LNCS. Springer, Berlin, pp 1\u201316"},{"key":"9102_CR37","first-page":"129","volume-title":"Proceedings of the international conference on Hardware\/Software codesign and system synthesis (CODES+ISSS)","author":"S Wildermann","year":"2011","unstructured":"Wildermann S, Reimann F, Ziener D, Teich J (2011) Symbolic design space exploration for multi-mode reconfigurable systems. In: Proceedings of the international conference on Hardware\/Software codesign and system synthesis (CODES+ISSS), pp 129\u2013138"},{"key":"9102_CR38","first-page":"429","volume-title":"Proceedings of the international conference on field-programmable logic and applications (FPL)","author":"S Wildermann","year":"2011","unstructured":"Wildermann S, Teich J, Ziener D (2011) Unifying partitioning and placement for SAT-based exploration of heterogeneous reconfigurable SoCs. In: Proceedings of the international conference on field-programmable logic and applications (FPL), pp 429\u2013434"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-012-9102-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-012-9102-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-012-9102-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T19:29:35Z","timestamp":1559244575000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-012-9102-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12,4]]},"references-count":38,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,6]]}},"alternative-id":["9102"],"URL":"https:\/\/doi.org\/10.1007\/s10617-012-9102-1","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12,4]]}}}