{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T09:24:04Z","timestamp":1648718644019},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1007\/s10617-013-9117-2","type":"journal-article","created":{"date-parts":[[2013,9,16]],"date-time":"2013-09-16T11:00:03Z","timestamp":1379329203000},"page":"1-25","source":"Crossref","is-referenced-by-count":1,"title":["A new merit function for custom instruction selection under an area budget constraint"],"prefix":"10.1007","volume":"17","author":[{"given":"Mehdi","family":"Kamal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Yazdanbakhsh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Noori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,9,17]]},"reference":[{"key":"9117_CR1","doi-asserted-by":"crossref","first-page":"1258","DOI":"10.1109\/TC.2005.156","volume":"54","author":"NT Clark","year":"2005","unstructured":"Clark NT, Zhong H, Mahlke S (2005) Automated custom instruction generation for domain-specific processor acceleration. IEEE Trans Comput 54:1258\u20131270. doi: 10.1109\/TC.2005.156","journal-title":"IEEE Trans Comput"},{"key":"9117_CR2","doi-asserted-by":"crossref","first-page":"1209","DOI":"10.1109\/TCAD.2005.855950","volume":"25","author":"L Pozzi","year":"2006","unstructured":"Pozzi L, Atasu K, Ienne P (2006) Exact and approximate algorithms for the extension of embedded processor instruction sets. IEEE Trans Comput Aided Des 25:1209\u20131229. doi: 10.1109\/TCAD.2005.855950","journal-title":"IEEE Trans Comput Aided Des"},{"key":"9117_CR3","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/ICCD.2002.1106752","volume-title":"Proceedings of international conference on computer design: VLSI in computers and processors","author":"K Keutzer","year":"2002","unstructured":"Keutzer K, Malik S, Newton AR (2002) From ASIC to ASIP: the next design discontinuity. In: Proceedings of international conference on computer design: VLSI in computers and processors, pp 84\u201390. doi: 10.1109\/ICCD.2002.1106752"},{"key":"9117_CR4","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1049\/iet-cdt:20070104","volume":"3","author":"YS Lu","year":"2009","unstructured":"Lu YS, Shen L, Huang LB, Wang ZY, Xiao N (2009) Optimal subgraph covering for customisable VLIW processors. Comput Digit Tech 3:14\u201323. doi: 10.1049\/iet-cdt:20070104","journal-title":"Comput Digit Tech"},{"key":"9117_CR5","doi-asserted-by":"crossref","first-page":"3998","DOI":"10.1109\/TIE.2009.2017091","volume":"56","author":"L Siew-Kei","year":"2009","unstructured":"Siew-Kei L, Srikanthan T, Clarke CT (2009) Selecting profitable custom instructions for area\u2013time-efficient realization on reconfigurable architectures. IEEE Trans Ind Electron 56:3998\u20134005. doi: 10.1109\/TIE.2009.2017091","journal-title":"IEEE Trans Ind Electron"},{"key":"9117_CR6","doi-asserted-by":"crossref","first-page":"1259","DOI":"10.1109\/TVLSI.2008.2001863","volume":"16","author":"P Bonzini","year":"2008","unstructured":"Bonzini P, Pozzi L (2008) Recurrence-aware instruction set selection for extensible embedded processors. IEEE Trans Very Large Scale Integr (VLSI) Syst 16:1259\u20131267. doi: 10.1109\/TVLSI.2008.2001863","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"9117_CR7","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/1176760.1176779","volume-title":"Proceedings of international conference on compilers, architecture and synthesis for embedded systems","author":"N Clark","year":"2006","unstructured":"Clark N, Hormati A, Mahlke S, Yehia S (2006) Scalable subgraph mapping for acyclic computation accelerators. In: Proceedings of international conference on compilers, architecture and synthesis for embedded systems, pp 147\u2013157. doi: 10.1145\/1176760.1176779"},{"issue":"3","key":"9117_CR8","doi-asserted-by":"crossref","first-page":"528","DOI":"10.1109\/TCAD.2008.915536","volume":"27","author":"K Atasu","year":"2008","unstructured":"Atasu K, Ozturan C, Dundar G, Mencer O, Luk W (2008) CHIPS: custom hardware instruction processor synthesis. IEEE Trans Comput-Aided Des Integr Circuits Syst 27(3):528\u2013541. doi: 10.1109\/TCAD.2008.915536","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9117_CR9","doi-asserted-by":"crossref","first-page":"754","DOI":"10.1109\/TVLSI.2006.878345","volume":"14","author":"P Biswas","year":"2006","unstructured":"Biswas P, Banerjee S, Dutt ND, Pozzi L, Ienne P (2006) ISEGEN: generation of high-quality instruction set extensions by iterative improvement. IEEE Trans Very Large Scale Integr (VLSI) Syst. 14:754\u2013762. doi: 10.1109\/DATE.2005.191","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"9117_CR10","first-page":"129","volume-title":"Proceedings of the 36th annual IEEE\/ACM international symposium on microarchitecture","author":"N Clark","year":"2003","unstructured":"Clark N, Zhong H, Mahlke SA (2003) Processor acceleration through automated instruction set customization. In: Proceedings of the 36th annual IEEE\/ACM international symposium on microarchitecture, pp 129\u2013141. doi: 10.1109\/MICRO.2003.1253189"},{"key":"9117_CR11","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/FPGA.1999.803671","volume-title":"Proceedings of the seventh annual IEEE symposium on field-programmable custom computing machines","author":"B Kastrup","year":"1999","unstructured":"Kastrup B, Bink A, Hoogerbrugge J (1999) ConCISe: a compiler-driven CPLD-based instruction set accelerator. In: Proceedings of the seventh annual IEEE symposium on field-programmable custom computing machines, pp 92\u2013101. doi: 10.1109\/FPGA.1999.803671"},{"key":"9117_CR12","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1145\/951710.951730","volume-title":"Proceedings of international conference on compilers, architecture and synthesis for embedded systems","author":"D Goodwin","year":"2003","unstructured":"Goodwin D, Petkov D (2003) Automatic generation of application specific processors. In: Proceedings of international conference on compilers, architecture and synthesis for embedded systems, pp 137\u2013147. doi: 10.1145\/951710.951730"},{"key":"9117_CR13","first-page":"1","volume-title":"Proceedings of the 5th international conference on future information technology","author":"A Yazdanbakhsh","year":"2010","unstructured":"Yazdanbakhsh A, Salehi ME, Fakhraie SM (2010) Architecture-aware graph-covering algorithm for custom instruction selection. In: Proceedings of the 5th international conference on future information technology, pp 1\u20136. doi: 10.1109\/FUTURETECH.2010.5482719"},{"key":"9117_CR14","series-title":"Lecture notes in computer science","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1007\/978-3-540-70550-5_20","volume-title":"Evaluation of ASIPs design with LISATek","author":"R Muhammad","year":"2008","unstructured":"Muhammad R, Apvrille L, Pacalet R (2008) Evaluation of ASIPs design with LISATek. Lecture notes in computer science, vol 5114. Springer, Berlin, pp 177\u2013186. doi: 10.1007\/978-3-540-70550-5_20"},{"key":"9117_CR15","unstructured":"The LISATek\u2122 solution: automated embedded processor design and software development tool generation. http:\/\/www.coware.com\/PDF\/products\/LISATek.pdf"},{"key":"9117_CR16","first-page":"212","volume-title":"Proceedings of the conference on design, automation and test in Europe (DATE)","author":"P Biswas","year":"2006","unstructured":"Biswas P, Dutt N, Ienne P, Pozzi L (2006) Automatic identification of application-specific functional units with architecturally visible storage. In: Proceedings of the conference on design, automation and test in Europe (DATE), pp 212\u2013217. doi: 10.1109\/DATE.2006.244088"},{"key":"9117_CR17","first-page":"291","volume-title":"Proceedings of the international conference on computer aided design","author":"N Cheung","year":"2003","unstructured":"Cheung N, Parameswaran S, Henkel J (2003) INSIDE: instruction Selection\/Identification and design exploration for extensible processors. In: Proceedings of the international conference on computer aided design, pp 291\u2013297. doi: 10.1109\/ICCAD.2003.1257681"},{"key":"9117_CR18","first-page":"272","volume-title":"Proceedings of the 32nd annual international symposium on computer architecture","author":"N Clark","year":"2005","unstructured":"Clark N, Jason B, Michael C, Mahlke S, Biles S, Flautner K (2005) An architecture framework for transparent instruction set customization in embedded processors. In: Proceedings of the 32nd annual international symposium on computer architecture, pp 272\u2013283. doi: 10.1109\/ISCA.2005.9"},{"issue":"2","key":"9117_CR19","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/40.848473","volume":"20","author":"RE Gonzalez","year":"2000","unstructured":"Gonzalez RE (2000) XTENSA: a configurable and extensible processor. IEEE MICRO. 20(2):60\u201370. doi: 10.1109\/40.848473","journal-title":"IEEE MICRO"},{"key":"9117_CR20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s10617-011-9080-8","volume":"15","author":"H Scharwaechter","year":"2011","unstructured":"Scharwaechter H, Kammler D, Leupers R, Ascheid G, Meyr H (2011) A retargetable framework for compiler\/architecture co-development. Des Autom Embed Syst 15:1\u201332. doi: 10.1007\/s10617-011-9080-8","journal-title":"Des Autom Embed Syst"},{"key":"9117_CR21","first-page":"723","volume-title":"Proceedings of the design automation conference (DAC)","author":"Y Pan","year":"2004","unstructured":"Pan Y, Mitra T (2004) Characterizing embedded applications for instruction-set extensible processors. In: Proceedings of the design automation conference (DAC), pp 723\u2013728"},{"issue":"18","key":"9117_CR22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1968502.1968509","volume":"4","author":"C Galuzzi","year":"2011","unstructured":"Galuzzi C, Bertels K (2011) The instruction-set extension problem: a survey. ACM Trans Reconfigurable Technol Syst 4(18):1\u201328. doi: 10.1145\/1968502.1968509","journal-title":"ACM Trans Reconfigurable Technol Syst"},{"key":"9117_CR23","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/DAC.1997.597128","volume-title":"Proceedings of the 34th annual conference on design automation (DAC\u201997)","author":"S Liao","year":"1997","unstructured":"Liao S, Devadas S (1997) Solving covering problems using lpr-based lower bounds. In: Proceedings of the 34th annual conference on design automation (DAC\u201997), pp 117\u2013120. doi: 10.1145\/266021.266046"},{"key":"9117_CR24","first-page":"108","volume-title":"Proceedings of the 14th international conference on application-specific systems, architectures and processors (ASAP\u201903)","author":"A Peymandoust","year":"2003","unstructured":"Peymandoust A, Pozzil L, Ienne P, Micheli GD (2003) Automatic instruction set extension and utilization for embedded processors. In: Proceedings of the 14th international conference on application-specific systems, architectures and processors (ASAP\u201903), pp 108\u2013118. doi: 10.1109\/ASAP.2003.1212834"},{"issue":"1","key":"9117_CR25","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.sysarc.2008.06.003","volume":"55","author":"S-K Lam","year":"2009","unstructured":"Lam S-K, Srikanthan T (2009) Rapid design of area-efficient custom instructions for reconfigurable embedded processing. J Syst Archit 55(1):1\u201314","journal-title":"J Syst Archit"},{"key":"9117_CR26","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1145\/996566.996679","volume-title":"Proceedings of the 41st annual design automation conference (DAC)","author":"P Brisk","year":"2004","unstructured":"Brisk P, Kaplan A, Sarrafzadeh M (2004) Area-efficient instruction set synthesis for reconfigurable system-on-chip designs. In: Proceedings of the 41st annual design automation conference (DAC), pp\u00a0395\u2013400"},{"issue":"12","key":"9117_CR27","doi-asserted-by":"crossref","first-page":"1788","DOI":"10.1109\/TCAD.2009.2026355","volume":"28","author":"M Zuluaga","year":"2009","unstructured":"Zuluaga M, Topham N (2009) Design-space exploration of resource-sharing solutions for custom instruction set extensions. IEEE Trans Comput-Aided Des Integr Circuits Syst 28(12):1788\u20131801. doi: 10.1109\/TCAD.2009.2026355","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9117_CR28","unstructured":"The GNU operating system. www.gnu.org"},{"key":"9117_CR29","unstructured":"Nangate 45 nm open cell library (2008) . http:\/\/www.nangate.com"},{"key":"9117_CR30","first-page":"42","volume-title":"Proceedings of IEEE international workshop on workload characterization","author":"R Ramaswamy","year":"2003","unstructured":"Ramaswamy R, Wolf T (2003) PacketBench: a tool for workload characterization of network processing. In: Proceedings of IEEE international workshop on workload characterization, pp 42\u201350. doi: 10.1109\/WWC.2003.1249056"},{"key":"9117_CR31","first-page":"3","volume-title":"Proceedings of 4th IEEE international workshop on workload characterization","author":"MR Guthaus","year":"2001","unstructured":"Guthaus MR, Ringenberg JS, Ernst D, Austin TM, Mudge T, Brown RB (2001) MiBench: a free, commercially representative embedded benchmark suite. In: Proceedings of 4th IEEE international workshop on workload characterization, pp 3\u201314. doi: 10.1109\/WWC.2001.15"},{"key":"9117_CR32","first-page":"330","volume-title":"Proceedings of 30th annual IEEE\/ACM international symposium on microarchitecture","author":"C Lee","year":"1997","unstructured":"Lee C, Potkonjak M, Mangione-Smith WH (1997) MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. In: Proceedings of 30th annual IEEE\/ACM international symposium on microarchitecture, pp 330\u2013335. doi: 10.1109\/MICRO.1997.645830"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-013-9117-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-013-9117-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-013-9117-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,6]],"date-time":"2022-03-06T07:17:08Z","timestamp":1646551028000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-013-9117-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,3]]}},"alternative-id":["9117"],"URL":"https:\/\/doi.org\/10.1007\/s10617-013-9117-2","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}