{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,9]],"date-time":"2024-06-09T11:29:35Z","timestamp":1717932575807},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2014,1,17]],"date-time":"2014-01-17T00:00:00Z","timestamp":1389916800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1007\/s10617-014-9127-8","type":"journal-article","created":{"date-parts":[[2014,1,16]],"date-time":"2014-01-16T12:59:30Z","timestamp":1389877170000},"page":"251-278","source":"Crossref","is-referenced-by-count":7,"title":["Phase distance mapping: a phase-based cache tuning methodology for embedded systems"],"prefix":"10.1007","volume":"18","author":[{"given":"Tosiron","family":"Adegbija","sequence":"first","affiliation":[]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[]},{"given":"Arslan","family":"Munir","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,1,17]]},"reference":[{"key":"9127_CR1","first-page":"248","volume-title":"International symposium on microarchitecture","author":"D Albonesi","year":"1999","unstructured":"Albonesi\u00a0D (1999) Selective cache ways: on-demand cache resource allocation. In: International symposium on microarchitecture, pp 248\u2013259"},{"key":"9127_CR2","first-page":"245","volume-title":"International symposium on microarchitecture","author":"R Balasubramonian","year":"2000","unstructured":"Balasubramonian\u00a0R, Albonesi\u00a0D, Byoktosunoglu\u00a0A, Dwarkada\u00a0S (2000) Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In: International symposium on microarchitecture, pp 245\u2013257"},{"issue":"2","key":"9127_CR3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert\u00a0N et al. (2011) The gem5 simulator. Comput Archit News 39(2):1\u20137","journal-title":"Comput Archit News"},{"key":"9127_CR4","first-page":"42","volume-title":"International symposium on low power electronics and design","author":"D Chaver","year":"2005","unstructured":"Chaver\u00a0D, Rojas\u00a0M, Pinuel\u00a0L, Prieto\u00a0M, Tirado\u00a0F, Huang\u00a0M (2005) Energy-aware fetch mechanism: trace cache and BTB customization. In: International symposium on low power electronics and design, pp 42\u201347"},{"key":"9127_CR5","first-page":"180","volume-title":"International conference on natural computation","author":"L Chen","year":"2007","unstructured":"Chen\u00a0L, Zou\u00a0X, Lei\u00a0J, Liu\u00a0Z (2007) Dynamically reconfigurable cache for low-power embedded system. In: International conference on natural computation, pp 180\u2013184"},{"key":"9127_CR6","first-page":"217","volume-title":"International symposium on microarchitecture","author":"A Dhodapkar","year":"2003","unstructured":"Dhodapkar\u00a0A, Smith\u00a0J (2003) Comparing program phase detection techniques. In: International symposium on microarchitecture, pp 217\u2013228"},{"key":"9127_CR7","first-page":"230","volume-title":"International symposium on computer architecture","author":"D Folegnani","year":"2001","unstructured":"Folegnani\u00a0D (2001) Energy-effective issue logic. In: International symposium on computer architecture, pp 230\u2013239"},{"issue":"11","key":"9127_CR8","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1109\/MC.2008.464","volume":"41","author":"S Gal-On","year":"2008","unstructured":"Gal-On\u00a0S, Levy\u00a0M (2008) Measuring multicore performance. Computer 41(11):99\u2013102","journal-title":"Computer"},{"key":"9127_CR9","first-page":"342","volume-title":"International conference on computer aided design","author":"A Ghosh","year":"2003","unstructured":"Ghosh\u00a0A, Givargis\u00a0T (2003) Cache optimization for embedded processor cores: an analytical approach. In: International conference on computer aided design, pp 342\u2013347"},{"key":"9127_CR10","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1145\/1366110.1366200","volume-title":"ACM Great Lakes symposium on VLSI","author":"A Gordon-Ross","year":"2008","unstructured":"Gordon-Ross\u00a0A, Lau\u00a0J, Calder\u00a0B (2008) Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy. In: ACM Great Lakes symposium on VLSI, pp 379\u2013382"},{"key":"9127_CR11","first-page":"234","volume-title":"Design automation conference","author":"A Gordon-Ross","year":"2007","unstructured":"Gordon-Ross\u00a0A, Vahid\u00a0F (2007) A self-tuning configurable cache. In: Design automation conference, pp 234\u2013237"},{"key":"9127_CR12","first-page":"208","volume-title":"Design, automation and test in Europe","author":"A Gordon-Ross","year":"2004","unstructured":"Gordon-Ross\u00a0A, Vahid\u00a0F, Dutt\u00a0N (2004) Automatic tuning of two-level caches to embedded applications. In: Design, automation and test in Europe, pp 208\u2013213"},{"key":"9127_CR13","first-page":"323","volume-title":"International symposium on low power electronics and design","author":"A Gordon-Ross","year":"2005","unstructured":"Gordon-Ross\u00a0A, Vahid\u00a0F, Dutt\u00a0N (2005) Fast configurable-cache tuning with a unified second level cache. In: International symposium on low power electronics and design, pp 323\u2013326"},{"key":"9127_CR14","first-page":"1","volume-title":"Design, automation and test in Europe","author":"A Gordon-Ross","year":"2007","unstructured":"Gordon-Ross\u00a0A, Viana\u00a0P, Vahid\u00a0F, Najjar\u00a0W, Barros\u00a0E (2007) A one-shot configurable cache tuner for improved energy and performance. In: Design, automation and test in Europe, pp 1\u20136"},{"key":"9127_CR15","first-page":"187","volume-title":"International conference on parallel architecture and compilation techniques","author":"D Gulati","year":"2008","unstructured":"Gulati\u00a0D, Kim\u00a0C, Sethumadhavan\u00a0S, Keckler\u00a0S, Burger\u00a0D (2008) Multitasking workload scheduling on flexible core chip multiprocessors. In: International conference on parallel architecture and compilation techniques, pp 187\u2013196"},{"key":"9127_CR16","first-page":"430","volume-title":"International conference on VLSI design","author":"H Hajimir","year":"2012","unstructured":"Hajimir\u00a0H, Mishra\u00a0P (2012) Intra-task dynamic cache reconfiguration. In: International conference on VLSI design, pp 430\u2013435"},{"key":"9127_CR17","volume-title":"Computer architecture: a quantitative approach","author":"J Hennessy","year":"2006","unstructured":"Hennessy\u00a0J, Patterson\u00a0D (2006) Computer architecture: a quantitative approach. Morgan Kaufman, San Mateo"},{"key":"9127_CR18","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1145\/1015467.1015484","volume-title":"SIGCOMM","author":"S Jain","year":"2004","unstructured":"Jain\u00a0S, Fall\u00a0K, Patra\u00a0R (2004) Routing in a delay tolerant network. In: SIGCOMM, pp 145\u2013158"},{"issue":"7","key":"9127_CR19","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1109\/TPAMI.2002.1017616","volume":"24","author":"T Kanungo","year":"2002","unstructured":"Kanungo\u00a0T et al. (2002) An efficient k-means clustering algorithm: analysis and implementation. IEEE Trans Pattern Anal Mach Intell 24(7):881\u2013892","journal-title":"IEEE Trans Pattern Anal Mach Intell"},{"key":"9127_CR20","first-page":"57","volume-title":"International symposium on performance analysis of systems and software","author":"J Lau","year":"2004","unstructured":"Lau\u00a0J (2004) Structures for phase classification. In: International symposium on performance analysis of systems and software, pp 57\u201367"},{"key":"9127_CR21","first-page":"469","volume-title":"International symposium on microarchitecture","author":"S Li","year":"2009","unstructured":"Li\u00a0S et al. (2009) McPAT: an integrated power, area, and timing modeling framework for multicore and many core architectures. In: International symposium on microarchitecture, pp 469\u2013480"},{"key":"9127_CR22","first-page":"241","volume-title":"International symposium on low power electronics and design","author":"A Malik","year":"2000","unstructured":"Malik\u00a0A, Moyer\u00a0W, Cermak\u00a0D (2000) A low power unified cache architecture providing power and performance flexibility. In: International symposium on low power electronics and design, pp 241\u2013243"},{"key":"9127_CR23","unstructured":"MIPS32 M14K. http:\/\/www.mips.com\/products\/cores\/32-64-bit-cores\/mips32-m14k\/ . Accessed 26 July 2013"},{"key":"9127_CR24","first-page":"959","volume-title":"Canadian conference on electrical and computer engineering","author":"M Modarressi","year":"2006","unstructured":"Modarressi\u00a0M, Hessabi\u00a0S, Gourdarzi\u00a0M (2006) A reconfigurable cache architecture for object-oriented embedded systems. In: Canadian conference on electrical and computer engineering, pp 959\u2013962"},{"key":"9127_CR25","first-page":"278","volume-title":"International conference on mobile ubiquitous computing","author":"A Munir","year":"2006","unstructured":"Munir\u00a0A, Gordon-Ross\u00a0A, Lysecky\u00a0S, Lysecky\u00a0R (2006) A one-shot dynamic optimization methodology for wireless sensor networks. In: International conference on mobile ubiquitous computing, pp 278\u2013291"},{"key":"9127_CR26","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/ICDS.2007.2","volume-title":"International conference on the digital society","author":"M Peng","year":"2007","unstructured":"Peng\u00a0M, Sun\u00a0J, Wang\u00a0Y (2007) A phase-based self-tuning algorithm for reconfigurable cache. In: International conference on the digital society, pp 27\u201332"},{"key":"9127_CR27","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/ASPDAC.2012.6164950","volume-title":"Asia and South pacific design automation conference","author":"M Rawlins","year":"2012","unstructured":"Rawlins\u00a0M, Gordon-Ross\u00a0A (2012) An application classification guided cache tuning heuristic for multi-core architecture. In: Asia and South pacific design automation conference, pp 23\u201328"},{"key":"9127_CR28","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1145\/1024393.1024414","volume-title":"International conference on architectural support for programming languages and operating systems","author":"X Shen","year":"2004","unstructured":"Shen\u00a0X, Zhong\u00a0Y, Ding\u00a0C (2004) Locality phase prediction. In: International conference on architectural support for programming languages and operating systems, pp 165\u2013176"},{"key":"9127_CR29","unstructured":"Sherwood\u00a0T, Calder\u00a0B (1999) Time varying behavior of programs. Technical report UCSD-CS99-630, UC San Diego"},{"key":"9127_CR30","first-page":"3","volume-title":"International conference on parallel architectures and compilation techniques","author":"T Sherwood","year":"2001","unstructured":"Sherwood\u00a0T, Perelman\u00a0E, Calder\u00a0B (2001) Basic block distribution analysis to find periodic behavior and simulation points in applications. In: International conference on parallel architectures and compilation techniques, pp 3\u201314"},{"key":"9127_CR31","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1145\/605397.605403","volume-title":"International conference on architectural support for programming languages and operating systems","author":"T Sherwood","year":"2002","unstructured":"Sherwood\u00a0T, Perelman\u00a0E, Hamerly\u00a0G, Calder\u00a0B (2002) Automatically characterizing large scale program behavior. In: International conference on architectural support for programming languages and operating systems, pp 45\u201357"},{"issue":"6","key":"9127_CR32","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/MM.2003.1261391","volume":"23","author":"T Sherwood","year":"2003","unstructured":"Sherwood\u00a0T, Perelman\u00a0E, Hamerly\u00a0G, Sair\u00a0S, Calder\u00a0B (2003) Discovering and exploiting program phases. IEEE MICRO 23(6):84\u201393","journal-title":"IEEE MICRO"},{"key":"9127_CR33","first-page":"336","volume-title":"International symposium on computer architecture","author":"T Sherwood","year":"2003","unstructured":"Sherwood\u00a0T, Sair\u00a0S, Calder\u00a0B (2003) Phase tracking and prediction. In: International symposium on computer architecture, pp 336\u2013349"},{"key":"9127_CR34","unstructured":"Synopsis design compiler, Synopsis Inc. www.synopsys.com . Accessed 27 July 2013"},{"key":"9127_CR35","unstructured":"Tee\u00a0L, Lee\u00a0S, Tsai\u00a0C (2011) A scheduling with DVS mechanism for embedded multicore real-time systems. Int J Digit Content Technol Appl, 51\u201355"},{"key":"9127_CR36","first-page":"142","volume":"1","author":"C Zhang","year":"2004","unstructured":"Zhang\u00a0C, Vahid\u00a0F, Lysecky\u00a0R (2004) A self-tuning architecture for embedded systems. ACM Trans Embed Comput Syst 1:142\u2013147. doi: 10.1109\/DATE.2004.1268840","journal-title":"ACM Trans Embed Comput Syst"},{"key":"9127_CR37","first-page":"136","volume-title":"International symposium on computer architecture","author":"C Zhang","year":"2003","unstructured":"Zhang\u00a0C, Vahid\u00a0F, Najjar\u00a0W (2003) A highly-configurable cache architecture for embedded systems. In: International symposium on computer architecture, pp 136\u2013146"},{"key":"9127_CR38","first-page":"718","volume":"2","author":"Y Zhou","year":"2009","unstructured":"Zhou\u00a0Y, Cheng\u00a0H, Yu\u00a0J (2009) Graph clustering based on structural\/attribute similarities. VLDB J 2:718\u2013729. doi: 10.14778\/1687627.1687709","journal-title":"VLDB J"},{"key":"9127_CR39","first-page":"180","volume-title":"Third international conference on natural computation","author":"X Zou","year":"2007","unstructured":"Zou\u00a0X, Lei\u00a0J, Liu\u00a0Z (2007) Dynamically reconfigurable cache for low-power embedded system. In: Third international conference on natural computation, pp 180\u2013184"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9127-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-014-9127-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9127-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T21:32:25Z","timestamp":1688938345000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-014-9127-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1,17]]},"references-count":39,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2014,9]]}},"alternative-id":["9127"],"URL":"https:\/\/doi.org\/10.1007\/s10617-014-9127-8","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1,17]]}}}