{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T08:28:01Z","timestamp":1768811281422,"version":"3.49.0"},"reference-count":109,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2014,4,30]],"date-time":"2014-04-30T00:00:00Z","timestamp":1398816000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1007\/s10617-014-9137-6","type":"journal-article","created":{"date-parts":[[2014,4,29]],"date-time":"2014-04-29T21:20:19Z","timestamp":1398806419000},"page":"59-76","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":42,"title":["The fast evolving landscape of on-chip communication"],"prefix":"10.1007","volume":"19","author":[{"given":"Davide","family":"Bertozzi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9","family":"Flich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S\u00f6ren","family":"Sonntag","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,4,30]]},"reference":[{"key":"9137_CR1","unstructured":"Handy J (2011) NoC interconnect improves SoC economics. Objective analysis\u2014semiconductor market research"},{"key":"9137_CR2","unstructured":"Browne J (2012) On-Chip Communications Network. in Sonics"},{"key":"9137_CR3","doi-asserted-by":"crossref","unstructured":"Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th design automation conference (DAC)","DOI":"10.1109\/DAC.2001.935594"},{"key":"9137_CR4","doi-asserted-by":"crossref","unstructured":"Wentzlaff D et al (2007) On-chip interconnection architecture of the tile processor. IEEE Micro, pp 15\u201331","DOI":"10.1109\/MM.2007.4378780"},{"issue":"1","key":"9137_CR5","doi-asserted-by":"crossref","first-page":"7078","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, De Micheli G (2002) Networks on chips: a new SoC paradigm. IEEE Comput 35(1):7078","journal-title":"IEEE Comput"},{"key":"9137_CR6","doi-asserted-by":"crossref","unstructured":"De Micheli G, Seiculescu C, Murali S, Benini L and Angiolini F et al (2010) Networks on chips: from research to products. In: 47th design automation conference (DAC 2010)","DOI":"10.1145\/1837274.1837352"},{"key":"9137_CR7","doi-asserted-by":"crossref","unstructured":"Kim J, Balfour J, Dally WJ (2007) Flattened butterfly topology for on-chip networks. In: Proceedings of IEEE\/ACM international symposium on microarchitecture (MICRO)","DOI":"10.1109\/MICRO.2007.29"},{"key":"9137_CR8","doi-asserted-by":"crossref","unstructured":"Mishra AK, Vijaykrishnan N, Das CR (2011) A case for heterogeneous on-chip interconnects for cmps. In: Proceedings of the international symposium on computer, architecture, pp 389\u2013400","DOI":"10.1145\/2000064.2000111"},{"key":"9137_CR9","doi-asserted-by":"crossref","unstructured":"Flich J, Mejia A, Lopez P, Duato J (2007) Region-based routing: An efcient routing mechanism to tackle unreliable hardware in networks on chip. In: International symposium on networks on chip (NOCS)","DOI":"10.1109\/NOCS.2007.39"},{"key":"9137_CR10","doi-asserted-by":"crossref","unstructured":"Ma S, Enright Jerger N, Wang Z (2012) Whole packet forwarding: efficient design of fully adaptive routing algorithms for networks-on-chip. In: Proceedigs of the international symposium on high performance computer, architecture, pp 467\u2013478","DOI":"10.1109\/HPCA.2012.6169049"},{"key":"9137_CR11","doi-asserted-by":"crossref","unstructured":"Seo D, Ali A, Lim W-T, Rafique N, Thottethodi M (2005) Near-optimal worst-case throughput routing for two-dimensional mesh networks. In: Proceedings of the 32nd annual international symposium on computer architecture (ISCA \u201905). IEEE Computer Society, Washington, DC, pp 432\u2013443","DOI":"10.1145\/1080695.1070006"},{"key":"9137_CR12","doi-asserted-by":"crossref","unstructured":"Balfour J, Dally WJ (2006) Design tradeoffs for tiled CMP on-chip networks. In: Proceedings of the 20th ACM international conference on supercomputing (ICS)","DOI":"10.1145\/1183401.1183430"},{"key":"9137_CR13","doi-asserted-by":"crossref","unstructured":"Passas G, Katevenis M, Pnevmatikatos D (2012) Crossbar NoCs are scalable beyond 100 nodes. IEEE transactions on computer-aided design of integrated circuits and systems (TCAD). 31(4):573\u2013585. ISSN: 0278\u20130070","DOI":"10.1109\/TCAD.2011.2176730"},{"issue":"4","key":"9137_CR14","first-page":"6277","volume":"13","author":"M Azimi","year":"2009","unstructured":"Azimi M, Dai D, Mejia A, Park D, Saharoy R, Vaidya AS (2009) Flexible and adaptive on-chip interconnect for tera-scale architectures. Intel Technol J 13(4):6277","journal-title":"Intel Technol J"},{"key":"9137_CR15","doi-asserted-by":"crossref","unstructured":"Kim J (2009) Low-cost router microarchitecture for on-chip networks. In: International symposiun on microarchitecture","DOI":"10.1145\/1669112.1669145"},{"key":"9137_CR16","doi-asserted-by":"crossref","unstructured":"Salihundam P et al (2010) A 2Tb\/s 6x4 mesh network with DVFS and 2.3Tb\/s\/W router in 45nm CMOS. In: Sympsosium VLSI circuits","DOI":"10.1109\/VLSIC.2010.5560277"},{"key":"9137_CR17","doi-asserted-by":"crossref","unstructured":"Vangal SR et al (Jan. 2008) An 80-tile sub-100-W teraFLOPS processor in 65-nm CMOS. IEEE J Solid-State Circuits 43:6\u201320","DOI":"10.1109\/JSSC.2007.910957"},{"key":"9137_CR18","doi-asserted-by":"crossref","unstructured":"Peh L-S, Dally WJ (2001) A delay model and speculative architecture for pipelined routers. In: Proceedigs of the 7th international symposium on high-performance computer, architecture (HPCA-7)","DOI":"10.1109\/HPCA.2001.903268"},{"key":"9137_CR19","doi-asserted-by":"crossref","unstructured":"Mullins RD, West AF, Moore SW (2004) Low-latency virtual-channel routers for on-chip networks. In: Procedings of the international symposium on computer, architecture, pp 188\u2013197","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"9137_CR20","doi-asserted-by":"crossref","unstructured":"Tran AT, Baas BM (2011) RoShaQ: high-performance on-chip router with shared queues. In: IEEE ICCD, pp 232\u2013238","DOI":"10.1109\/ICCD.2011.6081402"},{"key":"9137_CR21","doi-asserted-by":"crossref","unstructured":"Becker DU (2012) Adaptive backpressure: efficient buffer management for on-chip networks. In: IEEE ICCD","DOI":"10.1109\/ICCD.2012.6378673"},{"key":"9137_CR22","doi-asserted-by":"crossref","unstructured":"Hassan SM and Yalamanchili S (2013) Centralized buffer router: a low latency, low power router for high radix nocs. In: IEEE\/ACM international symposium on network on chip","DOI":"10.1109\/NoCS.2013.6558397"},{"key":"9137_CR23","doi-asserted-by":"crossref","unstructured":"Seitanidis I, Psarras A, Dimitrakopoulos G, Nicopoulos C (2014) Elastistore: an elastic buffer architecture for network-on-chip routers. In: Proceedings of design automation and test in Europe (DATE)","DOI":"10.7873\/DATE2014.253"},{"key":"9137_CR24","doi-asserted-by":"crossref","unstructured":"Michelogiannakis G, Jiang N, Becker D, Dally W.J (2011) Packet chaining: efficient single-cycle allocation for on-chip networks. In: Proceedings IEEE\/ACM international symposium on microarchitecture (MICRO), pp 83\u201394","DOI":"10.1145\/2155620.2155631"},{"key":"9137_CR25","doi-asserted-by":"crossref","unstructured":"Dimitrakopoulos G et al (2013) Merged switch allocation and traversal in network-on-chip switches. In: IEEE transation on computers","DOI":"10.1109\/TC.2012.116"},{"issue":"7","key":"9137_CR26","doi-asserted-by":"crossref","first-page":"505","DOI":"10.1016\/j.sysarc.2013.03.008","volume":"59","author":"A Roca","year":"2013","unstructured":"Roca A, Hernandez C, Flich J, Silla F, Duato J (2013) Silicon-aware distributed switch architecture for on-chip networks. J Syst Archit 59(7):505\u2013515","journal-title":"J Syst Archit"},{"key":"9137_CR27","doi-asserted-by":"crossref","unstructured":"Balkan A, Qu G, Vishkin U (Oct 2009) Mesh-of-trees and alternative interconnection networks for single-chip parallelism. IEEE Trans VLSI Syst 17(10):1419\u20131432","DOI":"10.1109\/TVLSI.2008.2003999"},{"key":"9137_CR28","unstructured":"Saponara S, Bacchillone T, Petri E, Fanucci L, Locatelli R, Coppola M Design of a NoC interface macrocell with hardware support of advanced networking functionalities. In: IEEE transactions on computers"},{"key":"9137_CR29","unstructured":"Yang X, Qing-li Z, Fang-fa F, Ming-yan Y, Cheng L (2007) NISAR: an AXI compliant on-chip NI architecture offering transaction reordering processing. In: Proceedings of the 7th international conference ASIC ASICON 07, p 890893"},{"key":"9137_CR30","doi-asserted-by":"crossref","unstructured":"Radulescu A, Dielissen J, Pestana SG, Gangwal OP, Rijpkema E, Wielage P, Goossens K (2005) An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration. IEEE Trans Comput Aided Design Integr Circuits Syst 24(1):417","DOI":"10.1109\/TCAD.2004.839493"},{"key":"9137_CR31","doi-asserted-by":"crossref","unstructured":"Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J, Tenhunen H (2010) A high-performance network interface architecture for NoCs using reorder buffer sharing. In: Proceedings of the 18th Euromicro international parallel, distributed and network-based processing (PDP) conference, p 546550","DOI":"10.1109\/PDP.2010.77"},{"key":"9137_CR32","unstructured":"Kavadias S, Katevenis M, Pnevmatikatos D (2011) Network interface design for explicit communication in chip multiprocessors, chapter 10. In: Flich J, Bertozzi D (eds) designing network-on-chip architectures in the nanoscale era. CRC Press\u2013Taylor & Francis Groupa, pp 325\u2013351. ISBN: 978-1-4398-3710-8"},{"key":"9137_CR33","unstructured":"Fingeroff M (2010) High-level synthesis blue book. Xlibris Corp"},{"key":"9137_CR34","doi-asserted-by":"crossref","unstructured":"Coussy P, Morawiec A (2008) High-level synthesis: from algorithm to digital circuit. Springer","DOI":"10.1007\/978-1-4020-8588-8"},{"key":"9137_CR35","doi-asserted-by":"crossref","unstructured":"Shacham O, Azizi O, Wachs M, Richardson S, Horowitz M (2010) Rethinking digital design: why design must change. IEEE Micro 30(6): 9\u201324","DOI":"10.1109\/MM.2010.81"},{"key":"9137_CR36","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TC.2014.2375179","volume":"99","author":"G Kim","year":"2014","unstructured":"Kim G, Lee MM, Kim J, Lee JW, Abts D, Marty M (2014) Low-overhead network-on-chip support for location-oblivious task placement. IEEE Trans Comput 99:1 PrePrints","journal-title":"IEEE Trans Comput"},{"key":"9137_CR37","doi-asserted-by":"crossref","unstructured":"Itoh K (2009) Adaptive circuits for the 0.5-V nanoscale CMOS Era. In: ISSCC","DOI":"10.1109\/ISSCC.2009.4977291"},{"key":"9137_CR38","unstructured":"International Technology Roadmap for Semiconductors 2011. System Drivers, Figure SYSD3"},{"key":"9137_CR39","doi-asserted-by":"crossref","unstructured":"Howard J et al (2010) A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. In: ISSCC, pp 108\u2013109","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"9137_CR40","unstructured":"Kim W, Gupta MS, Wei GY, Brooks D (2008) System level analysis of fast, per-core DVFS using on-chip switching regulators. In: International symposiun on high-performance computer, architecture"},{"key":"9137_CR41","doi-asserted-by":"crossref","unstructured":"Isci C, Buyuktosunoglu A, Cher C, Bose P and Martonosi M (2006) An analysis of efficient multi-core global power management policies: maximizing performance for a given power budget. In: International symposium on microarchitecture, pp 347\u2013358","DOI":"10.1109\/MICRO.2006.8"},{"issue":"99","key":"9137_CR42","first-page":"1","volume":"PP","author":"R Jain","year":"2014","unstructured":"Jain R, Geuskens B, Kim S, Khellah M, Kulkarni J, Tschanz J, De V (2014) A 0.45-1V fully-integrated distributed switched capacitor DC-DC converter with high density MIM capacitor in 22 nm tri-gate CMOS. IEEE J Solid-State Circuit PP(99):1\u201311","journal-title":"IEEE J Solid-State Circuit"},{"key":"9137_CR43","unstructured":"Robert Hilbrich J, van Kampenhout R (2011) Partitioning and task transfer on noC-based many-core processors in the avionics domain. Softwaretechnik-Trends 31(3)"},{"issue":"3\u20134","key":"9137_CR44","first-page":"126","volume":"58","author":"Francisco Trivio","year":"2012","unstructured":"Trivio Francisco, Snchez Jos L, Alfaro Francisco J, Flich Jos (2012) Network-on-chip virtualization in chip-multiprocessor systems. J Syst Archit Embed Syst Design 58(3\u20134):126\u2013139","journal-title":"J Syst Archit Embed Syst Design"},{"key":"9137_CR45","doi-asserted-by":"crossref","unstructured":"Sem-Jacobsen FO, Rodrigo Mocholi S, Strano A, Skeie T, Bertozzi D and Gilabert F (2013) Enabling Power Efficiency through Dynamic Rerouting On-Chip. ACM Trans Embed Comput Syst (TECS) 12(4):1\u2013111:23","DOI":"10.1145\/2485984.2485999"},{"key":"9137_CR46","volume-title":"Designing network on-chip architectures in the nanoscale era","author":"A Strano","year":"2011","unstructured":"Strano A, Ludovici D, Pavlidis V, Angiolini F, Krstic M, Bertozzi D (2011) Synchronization Challenge, chapter 6. In: Flich J, Bertozzi D (eds) Designing network on-chip architectures in the nanoscale era. Chapman and Hall\/CRC Press, London Taylor and Francis [distributor]"},{"key":"9137_CR47","doi-asserted-by":"crossref","unstructured":"Loi I, Angiolini F, Benini L (2008) Developing mesochronous synchronizers to enable 3D NoCs. In: Proceedings of the design, automation and test in Europe conference, pp 1414\u20131419","DOI":"10.1145\/1403375.1403717"},{"key":"9137_CR48","doi-asserted-by":"crossref","unstructured":"Saponara S, Cecchini T, Sechi F, Fanucci L (2009) Pin-limited frequency converter IP bridge for efficient communication of automotive IC sensors with off-chip ECUs. In: IEEE international workshop on intelligent data acquisition and advanced computing systems: technology and applications, pp 167\u2013171","DOI":"10.1109\/IDAACS.2009.5343003"},{"key":"9137_CR49","doi-asserted-by":"crossref","unstructured":"Tatenguem HF et al (2011) Contrasting multi-synchronous MPSoC design styles for fine-grained clock domain partitioning: the full-HD video playback case study. In: Proceedings of the 4th international workshop on network on chip architectures, pp 37\u201342","DOI":"10.1145\/2076501.2076509"},{"issue":"4","key":"9137_CR50","first-page":"1","volume":"3","author":"M Krstic","year":"2012","unstructured":"Krstic M et al (2012) Evaluation of GALS methods in scaled CMOS technology: moonrake chip experience. IJERTCS 3(4):1\u201318","journal-title":"IJERTCS"},{"key":"9137_CR51","doi-asserted-by":"crossref","unstructured":"Ludovici D, Strano A, Bertozzi D, (2009) Architecture design principles for the integration of synchronization interfaces into network-on-chip switches. In: 2nd international workshop on network on chip architectures, pp 31\u201336","DOI":"10.1145\/1645213.1645222"},{"key":"9137_CR52","unstructured":"Vangal S et al (2007) An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In: ISSCC, pp 98\u2013589"},{"key":"9137_CR53","unstructured":"Vivek De et al (2014) A 340mV-to-0.9V 20.2Tb\/s source-synchronous hybrid packet\/circuit-switched 1616 network-on-chip in 22nm Tri\u2014Gate CMOS. In: ISSCC"},{"issue":"5","key":"9137_CR54","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MDT.2011.71","volume":"28","author":"SM Nowick","year":"2011","unstructured":"Nowick SM, Singh M (2011) High-performance asynchronous pipelines: an overview. IEEE Design Test Comput 28(5):8\u201322","journal-title":"IEEE Design Test Comput"},{"key":"9137_CR55","doi-asserted-by":"crossref","unstructured":"Yakovlev A, Vivet P, Renaudin M (2013) Advances in asynchronous logic: from principles to GALS & NoC, recent industry applications, and commercial CAD tools. In: Design, automation & test in Europe conference & exhibition (DATE), pp 1715\u20131724","DOI":"10.7873\/DATE.2013.346"},{"key":"9137_CR56","doi-asserted-by":"crossref","unstructured":"Moreira MT, Magalhaes FG, Gibiluka M, Hessel FP, Calazans NLV (2013) BaBaNoC: an asynchronous network-on-chip described in Balsa. In: International symposium on rapid system prototyping (RSP), pp 37\u201343","DOI":"10.1109\/RSP.2013.6683956"},{"key":"9137_CR57","doi-asserted-by":"crossref","unstructured":"Lee W, Vij VS, Thatcher AR, Stevens KS Design of low energy, high performance synchronous and asynchronous 64-point FFT. In: DATE \u201913 proceedings of the conference on design, automation and test in, Europe, pp 242\u2013247","DOI":"10.7873\/DATE.2013.062"},{"issue":"4","key":"9137_CR58","first-page":"17:1","volume":"7","author":"LA Plana","year":"2011","unstructured":"Plana LA et al (2011) SpiNNaker: design and implementation of a GALS multicore system-on-chip. ACM JETC 7(4):17:1\u201317:18","journal-title":"ACM JETC"},{"key":"9137_CR59","doi-asserted-by":"crossref","unstructured":"Thonnart Y, Vivet P, Clermidy F (2010) A fully-asynchronous low-power framework for GALS NoC integration. In: DATE, pp 33\u201338","DOI":"10.1109\/DATE.2010.5457239"},{"issue":"1","key":"9137_CR60","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/MDT.2011.114","volume":"28","author":"PA Beerel","year":"2011","unstructured":"Beerel PA, Dimou GD, Lines AM (2011) Proteus: an ASIC flow for GHz asynchronous designs. IEEE Design Test Comput 28(1):36\u201351","journal-title":"IEEE Design Test Comput"},{"key":"9137_CR61","doi-asserted-by":"crossref","unstructured":"Thonnart Y, Beigne E, Vivet P (2012) A pseudo-synchronous implementation flow for WCHB QDI asynchronous circuits. In: 18th IEEE international symposium on asynchronous circuits and systems (ASYNC), pp 73\u201380","DOI":"10.1109\/ASYNC.2012.29"},{"key":"9137_CR62","doi-asserted-by":"crossref","unstructured":"Gebhardt D, You J, Stevens KS (2011) Design of an energy-efficient asynchronous NoC and its optimization tools for heterogeneous SoCs. IEEE Trans Comput Aided Design Integr Circuits Syst 30(9):1387\u20131399","DOI":"10.1109\/TCAD.2011.2149870"},{"key":"9137_CR63","doi-asserted-by":"crossref","unstructured":"Imai M, Yoneda T, (2011) Improving dependability and performance of fully asynchronous on-chip networks. In: 17th IEEE international symposium on asynchronous circuits and systems (ASYNC), pp 65\u201376","DOI":"10.1109\/ASYNC.2011.15"},{"key":"9137_CR64","doi-asserted-by":"crossref","unstructured":"Ghiribaldi A, Bertozzi D, Nowick SM (2013) A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems. In: Design, automation & test in Europe conference & exhibition (DATE), pp 332\u2013337","DOI":"10.7873\/DATE.2013.079"},{"key":"9137_CR65","doi-asserted-by":"crossref","unstructured":"Clermidy F et al (2010) MAGALI: a network-on-chip based multi-core system-on-chip for MIMO 4G SDR. In: IEEE international conference on IC design and technology (ICICDT), pp 74\u201377","DOI":"10.1109\/ICICDT.2010.5510291"},{"issue":"4","key":"9137_CR66","doi-asserted-by":"crossref","first-page":"1167","DOI":"10.1109\/JSSC.2009.2014206","volume":"44","author":"E Beigne","year":"2009","unstructured":"Beigne E et al (2009) An asynchronous power aware and adaptive NoC based circuit. IEEE J Solid-State Circuits 44(4):1167\u20131177","journal-title":"IEEE J Solid-State Circuits"},{"key":"9137_CR67","unstructured":"ETP4HPC Strategic Research Agenda. http:\/\/www.etp4hpc.eu\/"},{"key":"9137_CR68","unstructured":"International technology roadmap for semiconductors 2011. Interconnect"},{"key":"9137_CR69","doi-asserted-by":"crossref","first-page":"2","DOI":"10.2197\/ipsjtsldm.1.2","volume":"1","author":"S Pasricha","year":"2008","unstructured":"Pasricha S, Dutt N (2008) Trends in emerging on-chip interconnect technologies. IPSJ Trans Syst LSI Design Methodol 1:2\u20137","journal-title":"IPSJ Trans Syst LSI Design Methodol"},{"key":"9137_CR70","doi-asserted-by":"crossref","unstructured":"Carloni LP et al (2009) Networks-on-chip in emerging interconnect paradigms: advantages and challenges. In: Proceedings of 3rd ACM\/IEEE international symposium networks-on-chip, pp 93\u2013102","DOI":"10.1109\/NOCS.2009.5071456"},{"issue":"4","key":"9137_CR71","doi-asserted-by":"crossref","first-page":"1021","DOI":"10.1109\/SURV.2011.122111.00069","volume":"14","author":"Christoforos Kachris","year":"2012","unstructured":"Kachris Christoforos, Tomkos Ioannis (2012) A survey on optical interconnects for data centers. IEEE Commun Surv Tutor 14(4):1021\u20131036","journal-title":"IEEE Commun Surv Tutor"},{"key":"9137_CR72","doi-asserted-by":"crossref","unstructured":"Kirman N et al (2006) Leveraging optical technology in future bus-based chip multiprocessors. In: MICRO","DOI":"10.1109\/MICRO.2006.28"},{"key":"9137_CR73","doi-asserted-by":"crossref","unstructured":"Batten C et al (2008) Building manycore processor-to-dram networks with monolithic silicon photonics. In: Hot interconnects, pp 21\u201330","DOI":"10.1109\/HOTI.2008.11"},{"key":"9137_CR74","doi-asserted-by":"crossref","unstructured":"Pan Y, Kumar P, Kim J, Memik G, Zhang Y, Choudhary AN (2009) Firefly: illuminating future network-on-chip with nanophotonics. In: ISCA, pp 429\u2013440","DOI":"10.1145\/1555754.1555808"},{"key":"9137_CR75","doi-asserted-by":"crossref","unstructured":"Vantrease D, Binkert N. L, Schreiber R, Lipasti MH (2009) Light speed arbitration and flow control for nanophotonic interconnects. In: MICRO\u201909, pp 304\u2013315","DOI":"10.1145\/1669112.1669152"},{"key":"9137_CR76","doi-asserted-by":"crossref","unstructured":"Kurian G, Miller JE, Psota J, Eastep J, Liu J, Michel J, Kimerling LC, Agarwal A (2010) ATAC: a 1000-core cache-coherent processor with on-chip optical network. In: PACT\u201910, pp 477\u2013488","DOI":"10.1145\/1854273.1854332"},{"key":"9137_CR77","doi-asserted-by":"crossref","unstructured":"Vantrease D et al (2008) Corona: system implications of emerging nanophotonic technology. In: ISCA","DOI":"10.1145\/1394608.1382135"},{"key":"9137_CR78","doi-asserted-by":"crossref","unstructured":"Cianchetti MJ, Kerekes JC, Albonesi DH (June 2009) Phastlane: a rapid transit optical routing network. SIGARCH Comput. Archit. News 37:441\u2013450","DOI":"10.1145\/1555815.1555809"},{"key":"9137_CR79","doi-asserted-by":"crossref","unstructured":"Pan Y, Kim J, Memik G (2010) Flexishare: channel sharing for an energy-efficient nanophotonic crossbar. In: HPCA, pp 1\u201312","DOI":"10.1109\/HPCA.2010.5416626"},{"key":"9137_CR80","doi-asserted-by":"crossref","unstructured":"Shacham A, Lee BG, Biberman A, Bergman K, Carloni LP (2007) Photonic NoC for DMA communications in chip multiprocessors. In: Hot interconnects","DOI":"10.1109\/HOTI.2007.9"},{"key":"9137_CR81","doi-asserted-by":"crossref","unstructured":"Chan J, Hendry G, Biberman A, Bergman K, Carloni LP (2010) Phoenixsim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks. DATE","DOI":"10.1109\/DATE.2010.5457114"},{"key":"9137_CR82","doi-asserted-by":"crossref","unstructured":"Hendry G et al (2009) Analysis of photonic networks for a chip multi-processor using scientific applications, DATE, 2010. In: Proceedings of the third international symposium on networks-on-chip (NOCS)","DOI":"10.1109\/NOCS.2009.5071458"},{"key":"9137_CR83","unstructured":"Ortn Obn M, Ramini L, Tatanguem Fankem H, Vinals-Yufera V, Bertozzi D (2014) A complete electronic network interface architecture for global contention-free communication over emerging optical networks-on-chip. In: Proceedings of GLSVLSI symposium"},{"key":"9137_CR84","doi-asserted-by":"crossref","unstructured":"Ramini L, Grani P, Tatenguem Fankem H, Ghiribaldi A, Bartolini S, Bertozzi D (2014) Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline. In: Proceedings of DATE","DOI":"10.7873\/DATE.2014.321"},{"key":"9137_CR85","doi-asserted-by":"crossref","unstructured":"Kurian G et al (2012) Cross-layer energy and performance evaluation of a nanophotonic manycore processor system using real application workloads. In: IEEE 26th international parallel & distributed processing symposium (IPDPS), pp 1117\u20131130","DOI":"10.1109\/IPDPS.2012.103"},{"key":"9137_CR86","doi-asserted-by":"crossref","unstructured":"Chang MF et al (2008) CMP network-on-chip overlaid with multi-band RF-interconnect. In: Proceedings of IEEE international symposium on high-performance computer architecture (HPCA), Feb 16\u201320, pp 191\u2013202","DOI":"10.1109\/HPCA.2008.4658639"},{"issue":"9","key":"9137_CR87","doi-asserted-by":"crossref","first-page":"1230","DOI":"10.1109\/TC.2008.86","volume":"57","author":"D Zhao","year":"2008","unstructured":"Zhao D, Wang Y (2008) SD-MAC: design and synthesis of A hardware-efficient collision-free QoS-aware MAC protocol for wireless network-on-chip. IEEE Trans Comput 57(9):1230\u20131245","journal-title":"IEEE Trans Comput"},{"key":"9137_CR88","doi-asserted-by":"crossref","unstructured":"Lee SB et al (2009) A scalable micro wireless interconnect structure for CMPs. In: Proceedings of ACM annual international conference on mobile computing and networking (MobiCom), pp 20\u201325","DOI":"10.1145\/1614320.1614345"},{"key":"9137_CR89","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1002\/adma.200601187","volume":"19","author":"K Kempa","year":"2007","unstructured":"Kempa K et al (2007) Carbon nanotubes as optical antennae. Adv Mater 19:421\u2013426","journal-title":"Adv Mater"},{"key":"9137_CR90","doi-asserted-by":"crossref","unstructured":"Deb S, Ganguly A, Pande PP, Belzer B, Heo D (2012) Wireless NoC as interconnection backbone for multicore chips: promises and challenges. IEEE J Emerg Selected Topics Circuits Syst 2(2):228\u2013239","DOI":"10.1109\/JETCAS.2012.2193835"},{"issue":"10","key":"9137_CR91","doi-asserted-by":"crossref","first-page":"1980","DOI":"10.1063\/1.1609249","volume":"83","author":"SM Weiss","year":"2003","unstructured":"Weiss SM, Molinari M, Fauchet PM (2003) Temperature stability for silicon-based photonic band-gap structures. Appl Phys Lett 83(10):1980\u20131982","journal-title":"Appl Phys Lett"},{"key":"9137_CR92","doi-asserted-by":"crossref","unstructured":"Yu X et al (2011) A wideband body-enabled millimeter-wave transceiver for wireless network-on-chip. In: Proceedings of the 54th IEEE midwest symposium on circuits and system, pp 1\u20134","DOI":"10.1109\/MWSCAS.2011.6026282"},{"key":"9137_CR93","doi-asserted-by":"crossref","unstructured":"Lee SB et al (2009) A scalable micro wireless interconnect structure for CMPs. In: Proceedings of the ACM annual international conference on mobile computing and network. (MobiCom), pp 20\u201325","DOI":"10.1145\/1614320.1614345"},{"key":"9137_CR94","doi-asserted-by":"crossref","unstructured":"Ganguly A et al (2011) Scalable hybrid wireless network-on-chip architectures for multi-core systems. IEEE Trans. Comput 60(10):1485\u20131502","DOI":"10.1109\/TC.2010.176"},{"key":"9137_CR95","doi-asserted-by":"crossref","unstructured":"Batten C, Joshi A, Stojanovic V, Asanovic K (2012) Designing chip-level nanophotonic interconnection networks. IEEE J Emerg Selected Topics Circuits Syst 2(2):137\u2013153","DOI":"10.1109\/JETCAS.2012.2193932"},{"key":"9137_CR96","doi-asserted-by":"crossref","unstructured":"Leu JC, Stojanovic V, (2011) Injection-locked clock receiver for monolithic optical link in 45nm. Asian solid-state circuits conference, Jeju, Korea, pp 149\u2013152","DOI":"10.1109\/ASSCC.2011.6123624"},{"key":"9137_CR97","doi-asserted-by":"crossref","unstructured":"Ramini L, Grani P, Bartolini S, Bertozzi D (2013) Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis. In: DATE, pp 1589\u20131594","DOI":"10.7873\/DATE.2013.323"},{"key":"9137_CR98","doi-asserted-by":"crossref","unstructured":"Le Beux S, Trajkovic J, O\u2019Connor I, Nicolescu G (2011) Layout guidelines for 3D architectures including optical ring network-on-chip (ORNoC). VLSI-SoC, pp 242\u2013247","DOI":"10.1109\/VLSISoC.2011.6081645"},{"key":"9137_CR99","doi-asserted-by":"crossref","unstructured":"DiTomaso D et al (2011) iWise: inter-routerwireless scalable express channels for network-on-chips (NoCs) architecture. In: Proceedings of the annual symposium on high performance interconnects, pp 11\u201318","DOI":"10.1109\/HOTI.2011.12"},{"key":"9137_CR100","doi-asserted-by":"crossref","unstructured":"Deb S et al (2010) Enhancing performance of network-on-Chip architectures with millimeter-wave wireless interconnects. In: Proceedings of the IEEE international conference on ASAP, pp 73\u201380","DOI":"10.1109\/ASAP.2010.5540799"},{"key":"9137_CR101","doi-asserted-by":"crossref","unstructured":"Zhao D et al (2011) Design of multi-channel wireless NoC to improve on-chip communication capacity. In: Proceedings of the 5th ACM\/IEEE international symposium on networks-on-chip, pp 177\u2013184","DOI":"10.1145\/1999946.1999975"},{"key":"9137_CR102","doi-asserted-by":"crossref","unstructured":"Wang C et al (2011) A wireless network-on-chip design for multicore platforms. In: Proceedings of the 19th international euromicro conference on parallel, distributed network-based process., pp 409\u2013416","DOI":"10.1109\/PDP.2011.37"},{"key":"9137_CR103","doi-asserted-by":"crossref","unstructured":"Chang K et al (2012) Performance evaluation and design trade-offs for wireless network-on-chip architectures. ACM J Emerg Technol Comput Syst 8:1\u201323:25","DOI":"10.1145\/2287696.2287706"},{"key":"9137_CR104","doi-asserted-by":"crossref","unstructured":"Deb S et al (2012) Design of an efficient NoC architecture using millimeter-wave wireless links. In: Proceedings of the IEEE international symposium on quality electron. Design (ISQED), pp 165\u2013172","DOI":"10.1109\/ISQED.2012.6187490"},{"key":"9137_CR105","doi-asserted-by":"crossref","unstructured":"Ganguly A et al (2011) Complex network inspired fault-tolerant NoC architectures with wireless links. In: Proceedings of the 5th ACM\/IEEE international symposium on networks-on-chip, pp 1485\u20131502","DOI":"10.1145\/1999946.1999974"},{"key":"9137_CR106","doi-asserted-by":"crossref","unstructured":"Ganguly A et al (2011) A unified error control coding scheme to enhance the reliability of a hybrid wireless Network-on-Chip. In: Proceedings of the IEEE international symposium defect fault tolerance VLSI nanotechnology system, pp 277\u2013285","DOI":"10.1109\/DFT.2011.24"},{"key":"9137_CR107","doi-asserted-by":"crossref","unstructured":"Boos A, Ramini L, Schlichtmann U, Bertozzi D (2013) PROTON: an automatic place-and-route tool for optical Networks-on-Chip. ICCAD, pp 138\u2013145","DOI":"10.1109\/ICCAD.2013.6691109"},{"key":"9137_CR108","doi-asserted-by":"crossref","unstructured":"Deb S, Chang K, Ganguly A, Pande P (2010) Comparative performance evaluation of wireless and optical NoC architectures. SoCC 487\u2013492","DOI":"10.1109\/SOCC.2010.5784675"},{"key":"9137_CR109","unstructured":"Krzanich B CES 2014 Keynote. http:\/\/www.intel.com\/content\/www\/us\/en\/events\/intel-ces-keynote.html"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9137-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-014-9137-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9137-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T16:24:47Z","timestamp":1746203087000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-014-9137-6"}},"subtitle":["Selected future challenges and research avenues"],"short-title":[],"issued":{"date-parts":[[2014,4,30]]},"references-count":109,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2015,3]]}},"alternative-id":["9137"],"URL":"https:\/\/doi.org\/10.1007\/s10617-014-9137-6","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4,30]]}}}