{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:07:10Z","timestamp":1761581230274},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1007\/s10617-014-9141-x","type":"journal-article","created":{"date-parts":[[2014,9,4]],"date-time":"2014-09-04T19:49:13Z","timestamp":1409860153000},"page":"543-564","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Accurate age counter for wear leveling on non-volatile based main memory"],"prefix":"10.1007","volume":"17","author":[{"given":"Huizhang","family":"Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin H.-M.","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,9,5]]},"reference":[{"issue":"2","key":"9141_CR1","first-page":"13","volume":"9","author":"D Apalkov","year":"2013","unstructured":"Apalkov D, Khvalkovskiy A, Watts S, Nikitin V, Tang X, Lottis D, Moon K, Luo X, Chen E, Ong A et al (2013) Spin-transfer torque magnetic random access memory (stt-mram). ACM J Emerg Technol Comput Syst (JETC) 9(2):13","journal-title":"ACM J Emerg Technol Comput Syst (JETC)"},{"issue":"3","key":"9141_CR2","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/268806.268810","volume":"25","author":"D Burger","year":"1997","unstructured":"Burger D, Austin TM (1997) The simplescalar tool set, version 2.0. ACM SIGARCH Comput Archit News 25(3):13\u201325","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"9141_CR3","first-page":"597","volume":"4","author":"MF Chang","year":"2013","unstructured":"Chang MF, Wu CW, Kuo CC, Shen SJ, Yang SM, Lin SF, Shen WC, King YC, Lin CJ, Chih YD (2013) A low-voltage bulk-drain-driven read scheme for sub-0.5 v 4 mb 65 nm logic-process compatible embedded resistive ram (reram) macro. Solid-State Circuits 4:597\u2013599","journal-title":"Solid-State Circuits"},{"key":"9141_CR4","unstructured":"Chang YH, Kuo TW (2009) A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems. In: DAC\u201909 46th ACM\/IEEE design automation conference, pp. 858\u2013863."},{"key":"9141_CR5","doi-asserted-by":"crossref","unstructured":"Chen C.H., Hsiu P.C., Kuo T.W., Yang C.L., Wang C.Y.(2012) Age-based pcm wear leveling with nearly zero search cost. In: 49th ACM\/EDAC\/IEEE design automation conference (DAC), pp. 453\u2013458.","DOI":"10.1145\/2228360.2228439"},{"key":"9141_CR6","unstructured":"Choi Y, Song I, Park MH, Chung H, Chang S, Cho B, Kim J, Oh Y, Kwon D, Sunwoo J et al (2012) A 20nm 1.8 v 8gb pram with 40mb\/s program bandwidth. In: 2012 IEEE international solid-state circuits conference digest of technical papers (ISSCC), pp. 46\u201348."},{"issue":"2","key":"9141_CR7","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1109\/PROC.1976.10092","volume":"64","author":"LO Chua","year":"1976","unstructured":"Chua LO, Kang SM (1976) Memristive devices and systems. Proc IEEE 64(2):209\u2013223","journal-title":"Proc IEEE"},{"key":"9141_CR8","doi-asserted-by":"crossref","unstructured":"Ferreira AP, Zhou M, Bock S, Childers B, Melhem R, Moss\u00e9 D (2010) Increasing pcm main memory lifetime. In: Proceedings of the conference on design, automation and test in Europe, pp. 914\u2013919. European Design and Automation Association","DOI":"10.1109\/DATE.2010.5456923"},{"key":"9141_CR9","doi-asserted-by":"crossref","unstructured":"Hartmann M, Raghavan P, Perre LVD, Agrawal P, Dehaene W (2013) Memristor-based (reram) data memory architecture in asip design. In: 2013 Euromicro conference on digital system design (DSD), pp. 795\u2013798. IEEE","DOI":"10.1109\/DSD.2013.138"},{"issue":"4","key":"9141_CR10","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/TCAD.2010.2097307","volume":"30","author":"J Hu","year":"2011","unstructured":"Hu J, Tseng WC, Xue CJ, Zhuge Q, Zhao Y, Sha EM (2011) Write activity minimization for nonvolatile main memory via scheduling and recomputation. IEEE Trans Comput-Aided Des Integr Circuits Syst 30(4):584\u2013592","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9141_CR11","doi-asserted-by":"crossref","unstructured":"Hu J, Zhuge Q, Xue CJ, Tseng WC, Sha EHM (2013) Software enabled wear-leveling for hybrid pcm main memory on embedded systems. In: IEEE design, automation and test in Europe conference and exhibition (DATE), pp. 599\u2013602.","DOI":"10.7873\/DATE.2013.131"},{"key":"9141_CR12","doi-asserted-by":"crossref","first-page":"974","DOI":"10.4028\/www.scientific.net\/AMM.427-429.974","volume":"427","author":"D Huang","year":"2013","unstructured":"Huang D, Tang YH (2013) Research on memristor oriented to resistive ram. Appl Mech Mater 427:974\u2013977","journal-title":"Appl Mech Mater"},{"key":"9141_CR13","doi-asserted-by":"crossref","unstructured":"Ipek E, Condit J, Nightingale EB, Burger D, Moscibroda T (2010) Dynamically replicated memory: building reliable systems from nanoscale resistive memories. In: ACM SIGARCH computer architecture news, vol. 38, pp. 3\u201314. ACM","DOI":"10.1145\/1735970.1736023"},{"issue":"10","key":"9141_CR14","doi-asserted-by":"crossref","first-page":"3406","DOI":"10.1109\/TMAG.2009.2024163","volume":"45","author":"MH Kryder","year":"2009","unstructured":"Kryder MH, Kim CS (2009) After hard driveswhat comes next? IEEE Trans Magn 45(10):3406\u20133413","journal-title":"IEEE Trans Magn"},{"key":"9141_CR15","doi-asserted-by":"crossref","unstructured":"Kultursay E, Kandemir M, Sivasubramaniam A, Mutlu O (2013) Evaluating stt-ram as an energy-efficient main memory alternative. In: Proceedings of the IEEE international symposium on performance analysis of systems and software (ISPASS)","DOI":"10.1109\/ISPASS.2013.6557176"},{"issue":"3","key":"9141_CR16","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/1555815.1555758","volume":"37","author":"BC Lee","year":"2009","unstructured":"Lee BC, Ipek E, Mutlu O, Burger D (2009) Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Comput Archit News 37(3):2\u201313","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"9141_CR17","unstructured":"Li J, Ndai P, Goel A, Liu H, Roy K (2009) An alternate design paradigm for robust spin-torque transfer magnetic ram (stt mram) from circuit\/architecture perspective. In: Proceedings of the 2009 Asia and South Pacific design automation conference. IEEE Press, pp. 841\u2013846"},{"key":"9141_CR18","doi-asserted-by":"crossref","unstructured":"Long L, Liu D, Hu J, Gu S, Zhuge Q, Sha EM (2013) A space-based wear leveling for pcm-based embedded systems. In: 2013 IEEE 19th international conference on embedded and real-time computing systems and applications (RTCSA), pp. 145\u2013148","DOI":"10.1109\/RTCSA.2013.6732213"},{"key":"9141_CR19","unstructured":"Micron: Nand flash. http:\/\/www.micron.com\/products\/nand-flash (2013)"},{"key":"9141_CR20","unstructured":"Mogul JC, Argollo E, Shah MA, Faraboschi P (2009) Operating system support for nvm+ dram hybrid main memory. In: HotOS"},{"issue":"2","key":"9141_CR21","doi-asserted-by":"crossref","first-page":"e101","DOI":"10.1016\/j.cap.2011.01.022","volume":"11","author":"Y Nishi","year":"2011","unstructured":"Nishi Y (2011) Challenges and opportunities for future non-volatile memory technology. Curr Appl Phys 11(2):e101\u2013e103","journal-title":"Curr Appl Phys"},{"key":"9141_CR22","doi-asserted-by":"crossref","unstructured":"Qureshi MK, Karidis J, Franceschini M, Srinivasan V, Lastras L, Abali B(2009) Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling. In: Proceedings of the 42nd annual IEEE\/ACM international symposium on microarchitecture. ACM, pp. 14\u201323.","DOI":"10.1145\/1669112.1669117"},{"issue":"3","key":"9141_CR23","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1145\/1555815.1555760","volume":"37","author":"MK Qureshi","year":"2009","unstructured":"Qureshi MK, Srinivasan V, Rivers JA (2009) Scalable high performance main memory system using phase-change memory technology. ACM SIGARCH Comput Archit News 37(3):24\u201333","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"9141_CR24","doi-asserted-by":"crossref","unstructured":"Roberts D, Kgil T, Mudge T (2009) Using non-volatile memory to save energy in servers. In: Proceedings of the conference on design, automation and test in Europe. European Design and Automation Association, pp. 743\u2013748.","DOI":"10.1109\/DATE.2009.5090763"},{"key":"9141_CR25","unstructured":"Russo U, Redaelli A, Bez R et al (2010) Non-volatile memory technology overview. In: Workshop on technology architecture interaction (WTAI)"},{"key":"9141_CR26","doi-asserted-by":"crossref","unstructured":"Seong NH, Woo DH, Lee HHS (2010) Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping. In: ACM SIGARCH computer architecture news, vol. 38, pp. 383\u2013394. ACM","DOI":"10.1145\/1816038.1816014"},{"key":"9141_CR27","doi-asserted-by":"crossref","unstructured":"Shi L, Xue CJ, Hu J, Tseng WC, Zhou X, Sha EHM (2010) Write activity reduction on flash main memory via smart victim cache. In: Proceedings of the 20th symposium on great lakes symposium on VLSI. ACM, pp. 91\u201394.","DOI":"10.1145\/1785481.1785503"},{"issue":"8","key":"9141_CR28","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1038\/nnano.2011.96","volume":"6","author":"R Simpson","year":"2011","unstructured":"Simpson R, Fons P, Kolobov A, Fukaya T, Krbal M, Yagi T, Tominaga J (2011) Interfacial phase-change memory. Nat Nanotechnol 6(8):501\u2013505","journal-title":"Nat Nanotechnol"},{"key":"9141_CR29","doi-asserted-by":"crossref","unstructured":"Tian W, Li J, Zhao Y, Xue CJ, Li M, Chen E (2011) Optimal task allocation on non-volatile memory based hybrid main memory. In: Proceedings of the 2011 ACM symposium on research in applied computation. ACM, pp. 1\u20136.","DOI":"10.1145\/2103380.2103382"},{"key":"9141_CR30","doi-asserted-by":"crossref","unstructured":"Wu X, Li J, Zhang L, Speight E, Rajamony R, Xie Y (2009) Hybrid cache architecture with disparate memory technologies. In: ACM SIGARCH computer architecture news, vol. 37, pp. 34\u201345.","DOI":"10.1145\/1555815.1555761"},{"key":"9141_CR31","unstructured":"Wu X, Li J, Zhang L, Speight E, Xie Y (2009) Power and performance of read-write aware hybrid caches with non-volatile memories. In: DATE\u201909 IEEE design, automation and test in Europe conference and exhibition, pp. 737\u2013742."},{"key":"9141_CR32","doi-asserted-by":"crossref","unstructured":"Xue CJ, Zhang Y, Chen Y, Sun G, Yang JJ, Li H (2011) Emerging non-volatile memories: opportunities and challenges. In: Proceedings of the seventh IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis. ACM, pp. 325\u2013334. ACM","DOI":"10.1145\/2039370.2039420"},{"issue":"7","key":"9141_CR33","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1038\/nnano.2008.160","volume":"3","author":"JJ Yang","year":"2008","unstructured":"Yang JJ, Pickett MD, Li X, Ohlberg DA, Stewart DR, Williams RS (2008) Memristive switching mechanism for metal\/oxide\/metal nanodevices. Nat Nanotechnol 3(7):429\u2013433","journal-title":"Nat Nanotechnol"},{"key":"9141_CR34","doi-asserted-by":"crossref","unstructured":"Zhou P, Zhao B, Yang J, Zhang Y (2009) A durable and energy efficient main memory using phase change memory technology. In: ACM SIGARCH computer architecture news, vol. 37, pp. 14\u201323. ACM","DOI":"10.1145\/1555815.1555759"},{"key":"9141_CR35","doi-asserted-by":"crossref","unstructured":"Zhou X, Wu L, Song Z, Rao F, Ren K, Peng C, Song S, Liu B, Xu L, Feng S (2013) Phase transition characteristics of al-sb phase change materials for phase change memory application. Appl Phys Lett 103(7):072,114-1\u2013072,114","DOI":"10.1063\/1.4818662"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9141-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-014-9141-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9141-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T17:20:51Z","timestamp":1565803251000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-014-9141-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":35,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2013,9]]}},"alternative-id":["9141"],"URL":"https:\/\/doi.org\/10.1007\/s10617-014-9141-x","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}