{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T15:35:15Z","timestamp":1649172915880},"reference-count":53,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2014,9,18]],"date-time":"2014-09-18T00:00:00Z","timestamp":1410998400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1007\/s10617-014-9143-8","type":"journal-article","created":{"date-parts":[[2014,9,17]],"date-time":"2014-09-17T14:20:44Z","timestamp":1410963644000},"page":"189-221","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Enabling FPGA routing configuration sharing in dynamic partial reconfiguration"],"prefix":"10.1007","volume":"19","author":[{"given":"Brahim","family":"Al Farisi","sequence":"first","affiliation":[]},{"given":"Karel","family":"Heyse","sequence":"additional","affiliation":[]},{"given":"Karel","family":"Bruneel","sequence":"additional","affiliation":[]},{"given":"Jo\u00e3o","family":"Cardoso","sequence":"additional","affiliation":[]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,9,18]]},"reference":[{"key":"9143_CR1","unstructured":"Bleeding edge threats website. http:\/\/www.bleedingthreats.net"},{"key":"9143_CR2","doi-asserted-by":"crossref","unstructured":"Abouelella F, Davidson T, Meeus W, Bruneel K, Stroobandt D (2013) How to efficiently implement dynamic circuit specialization systems. ACM Trans Des Autom Electron Syst 38","DOI":"10.1145\/2491477.2491479"},{"key":"9143_CR3","doi-asserted-by":"crossref","unstructured":"Al Farisi B, Bruneel K, Cardoso JMP, Stroobandt D (2013) An automatic tool flow for the combined implementation of multi-mode circuits. In: Proceedings of the design, automation, and test in Europe conference and exhibition, Grenoble, France, pp 821\u2013826","DOI":"10.7873\/DATE.2013.174"},{"key":"9143_CR4","doi-asserted-by":"crossref","unstructured":"Al Farisi B, Bruneel K, Stroobandt D Staticroute: A novel router for the dynamic partial reconfiguration of fpgas (2013) In: 23rd IEEE international conference on field programmable logic and applications (FPL), IEEE, pp 1\u20137","DOI":"10.1109\/FPL.2013.6645512"},{"key":"9143_CR5","doi-asserted-by":"crossref","unstructured":"Al Farisi B, Heyse K, Bruneel K, Stroobandt D (2011) Memory-efficient and fast run-time reconfiguration of regularly structured designs. In: 21st International conference on field programmable logic and applications, Chania, Crete, Greece, pp 171\u2013176","DOI":"10.1109\/FPL.2011.39"},{"key":"9143_CR6","doi-asserted-by":"crossref","unstructured":"Al Farisi B, Vansteenkiste E, Bruneel K, Stroobandt D (2013) A novel tool flow for increased routing configuration similarity in multi-mode circuits. In: Proceedings of IEEE computer society annual symposium on VLSI 2013 (ISVLSI13), Natal, Brazil, pp 96\u2013101","DOI":"10.1109\/ISVLSI.2013.6654629"},{"key":"9143_CR7","unstructured":"Altera (2012) Engineering change management with the chip planner"},{"key":"9143_CR8","unstructured":"Altera (2014) Stratix IV device handbook. http:\/\/www.altera.com\/literature\/hb\/stratix-iv\/stx4_5v4.pdf"},{"key":"9143_CR9","doi-asserted-by":"crossref","unstructured":"Becker T, Koester M, Luk W (2010) Automated placement of reconfigurable regions for relocatable modules. In: Proceedings of 2010 IEEE international symposium on circuits and systems (ISCAS), IEEE, pp 3341\u20133344","DOI":"10.1109\/ISCAS.2010.5537896"},{"key":"9143_CR10","volume-title":"Architecture and CAD for deep-submicron FPGAs","year":"1999","unstructured":"Betz V, Rose J, Marquardt A (eds) (1999) Architecture and CAD for deep-submicron FPGAs. Kluwer Academic Publishers, Norwell"},{"key":"9143_CR11","doi-asserted-by":"crossref","unstructured":"Chavet C, Andriamisaina C, Coussy P, Casseau E, Juin E, Urard P, Martin E (2007) A design flow dedicated to multi-mode architectures for dsp applications. In: IEEE\/ACM international conference on computer-aided design, 2007 (ICCAD 2007), IEEE, pp 604\u2013611","DOI":"10.1109\/ICCAD.2007.4397331"},{"key":"9143_CR12","doi-asserted-by":"crossref","unstructured":"Chen W, Wang Y, Wang X, Peng C (2008) A new placement approach to minimizing FPGA reconfiguration data. In: International conference on embedded software and systems ICESS\u201908, IEEE, pp 169\u2013174","DOI":"10.1109\/ICESS.2008.20"},{"key":"9143_CR13","doi-asserted-by":"crossref","unstructured":"Claus C, Ahmed R, Altenried F, Stechele W (2010) Towards rapid dynamic partial reconfiguration in video-based driver assistance systems. In: Reconfigurable computing: architectures, tools and applications, Springer, pp 55\u201367","DOI":"10.1007\/978-3-642-12133-3_8"},{"issue":"2","key":"9143_CR14","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K Compton","year":"2002","unstructured":"Compton K, Hauck S (2002) Reconfigurable computing: a survey of systems and software. ACM Comput Surv (CSUR) 34(2):171\u2013210","journal-title":"ACM Comput Surv (CSUR)"},{"issue":"5","key":"9143_CR15","doi-asserted-by":"crossref","first-page":"662","DOI":"10.1109\/TCAD.2009.2015739","volume":"28","author":"R Cordone","year":"2009","unstructured":"Cordone R, Redaelli F, Redaelli MA, Santambrogio MD, Sciuto D (2009) Partitioning and scheduling of task graphs on partially dynamically reconfigurable FPGAs. IEEE Trans Comput Aided Des Integr Circuits Syst 28(5):662\u2013675","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"9143_CR16","unstructured":"Coussy P, Lhairech-Lebreton G, Heller D, Martin E (2010) Gaut-a free and open source high-level synthesis tool. In: IEEE design automation and test in Europe-university booth"},{"key":"9143_CR17","doi-asserted-by":"crossref","unstructured":"Della Torre M, Malik U, Diessel O (2005) A configuration system architecture supporting bit-stream compression for FPGAs. In: Advances in computer systems architecture, Springer, pp 415\u2013428","DOI":"10.1007\/11572961_33"},{"key":"9143_CR18","doi-asserted-by":"crossref","unstructured":"Diessel O, ElGindy H, Middendorf M, Schmeck H, Schmidt B (2000) Dynamic scheduling of tasks on partially reconfigurable FPGAs. In: IEE Proceedings computers and digital techniques, vol. 147, IET, pp 181\u2013188","DOI":"10.1049\/ip-cdt:20000485"},{"key":"9143_CR19","doi-asserted-by":"crossref","unstructured":"Duhem F, Muller F, Lorenzini P (2011) Farm: fast reconfiguration manager for reducing reconfiguration time overhead on FPGA. In: Reconfigurable computing: architectures, tools and applications, Springer, pp 253\u2013260","DOI":"10.1007\/978-3-642-19475-7_26"},{"key":"9143_CR20","unstructured":"Eto E (2003) Difference-based partial reconfiguration"},{"key":"9143_CR21","doi-asserted-by":"crossref","unstructured":"Hansen SG, Koch D, Torresen J High speed partial run-time reconfiguration using enhanced ICAP hard macro. In: IEEE international symposium on parallel and distributed processing workshops and Phd forum (IPDPSW), IEEE, pp 174\u2013180","DOI":"10.1109\/IPDPS.2011.139"},{"key":"9143_CR22","doi-asserted-by":"crossref","unstructured":"Hariyama M, Muthumala WH, Kameyama M (2006) Dynamically reconfigurable gate array based on fine-grained switch elements and its CAD environment. In: IEEE Asian solid-state circuits conference, 2006 (ASSCC 2006), IEEE, pp 155\u2013158","DOI":"10.1109\/ASSCC.2006.357874"},{"key":"9143_CR23","doi-asserted-by":"crossref","unstructured":"Heyse K, Al Farisi B, Bruneel K, Stroobandt D (2012) Automating reconfiguration chain generation for SRL-based run-time reconfiguration. In: Lectue notes in computer science, vol. 7199, Springer, Berlin, Germany, pp 1\u201312","DOI":"10.1007\/978-3-642-28365-9_1"},{"key":"9143_CR24","doi-asserted-by":"crossref","unstructured":"Hubner M, Gohringer D, Noguera J, Becker J (2010) Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs. In: IEEE international symposium on parallel & distributed processing, Workshops and Phd forum (IPDPSW), IEEE, pp 1\u20138","DOI":"10.1109\/IPDPSW.2010.5470736"},{"key":"9143_CR25","doi-asserted-by":"crossref","unstructured":"Kalte H, Lee G, Porrmann M, Ruckert U (2005) Replica: a bitstream manipulation filter for module relocation in partial reconfigurable systems. In: Proceedings of the 19th IEEE international symposium on parallel and distributed processing, IEEE, p 151b","DOI":"10.1109\/IPDPS.2005.380"},{"key":"9143_CR26","doi-asserted-by":"crossref","unstructured":"Koch D, Beckhoff C, Teich J (2009) Minimizing internal fragmentation by fine-grained two-dimensional module placement for runtime reconfiguralble systems. In: 17th IEEE symposium on field programmable custom computing machines, FCCM\u201909, IEEE, pp 251\u2013254","DOI":"10.1109\/FCCM.2009.40"},{"key":"9143_CR27","doi-asserted-by":"crossref","unstructured":"Lavin C, Padilla M, Lamprecht J, Lundrigan P, Nelson B, Hutchings B (2011) Rapidsmith: do-it-yourself CAD tools for Xilinx FPGAs. In: International conference on field programmable logic and applications (FPL), IEEE, pp 349\u2013355","DOI":"10.1109\/FPL.2011.69"},{"key":"9143_CR28","doi-asserted-by":"crossref","unstructured":"Lemieux G, Lee E, Tom M, Yu A (2004) Directional and single-driver wires in FPGA interconnect. In: IEEE international conference on field-programmable technology, IEEE, pp 41\u201348","DOI":"10.1109\/FPT.2004.1393249"},{"key":"9143_CR29","doi-asserted-by":"crossref","unstructured":"Lewis D, Ahmed E, Baeckler G, Betz V, Bourgeault M, Cashman D, Galloway D, Hutton M, Lane C, Lee A et al (2005) The Stratix II logic and routing architecture. In: Proceedings of the 2005 ACM\/SIGDA 13th international symposium on field-programmable gate arrays, ACM, pp 14\u201320","DOI":"10.1145\/1046192.1046195"},{"key":"9143_CR30","doi-asserted-by":"crossref","unstructured":"Li Z, Hauck S (2002) Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation. In: Proceedings of the 2002 ACM\/SIGDA tenth international symposium on field-programmable gate arrays, ACM, pp 187\u2013195","DOI":"10.1145\/503048.503076"},{"key":"9143_CR31","unstructured":"Lindholm JV, McEwen IL, Young JT (2006) Routing with frame awareness to minimize device programming time and test cost. US Patent 7,149,997"},{"key":"9143_CR32","unstructured":"Luu J, Rose J (2012) VPR 6.0 user manual. vtr-verilog-to-routing.googlecode.com\/files\/VPR\\_User\\_Manual\\_6.0.pdf"},{"key":"9143_CR33","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2008\/367860","volume":"2008","author":"P Manet","year":"2008","unstructured":"Manet P, Maufroid D, Tosi L, Gailliard G, Mulertt O, Di Ciano M, Legat JD, Aulagnier D, Gamrat C, Liberati R et al (2008) An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications. EURASIP J Embedded Syst 2008:1","journal-title":"EURASIP J Embedded Syst"},{"key":"9143_CR34","doi-asserted-by":"crossref","unstructured":"Marconi T, Hur JY, Bertels K, Gaydadjiev G (2010) A novel configuration circuit architecture to speedup reconfiguration and relocation for partially reconfigurable devices. In: IEEE 8th symposium on application specific processors (SASP), 2010, IEEE, pp 87\u201392","DOI":"10.1109\/SASP.2010.5521140"},{"key":"9143_CR35","series-title":"Lecture notes in computer science","doi-asserted-by":"crossref","first-page":"274","DOI":"10.1007\/978-3-540-48302-1_28","volume-title":"Field programmable logic and applications","author":"M Masud","year":"1999","unstructured":"Masud M, Wilton S (1999) A new switch block for segmented fpgas. In: Lysaght P, Irvine J, Hartenstein R (eds) Field programmable logic and applications, vol 1673., Lecture notes in computer scienceSpringer, Berlin, pp 274\u2013281"},{"key":"9143_CR36","doi-asserted-by":"crossref","unstructured":"McMurchie L, Ebeling C (1995) Pathfinder: a negotiation-based performance-driven router for FPGAs. In: Proceedings of the 1995 ACM third international symposium on field-programmable gate arrays, ACM, pp 111\u2013117","DOI":"10.1145\/201310.201328"},{"issue":"3","key":"9143_CR37","doi-asserted-by":"crossref","first-page":"29:1","DOI":"10.1145\/2000832.2000841","volume":"4","author":"F Nava","year":"2011","unstructured":"Nava F, Sciuto D, Santambrogio MD, Herbrechtsmeier S, Porrmann M, Witkowski U, Rueckert U (2011) Applying dynamic reconfiguration in the mobile robotics domain: a case study on computer vision algorithms. ACM Trans Reconfigurable Technol Syst 4(3):29:1\u201329:22","journal-title":"ACM Trans Reconfigurable Technol Syst"},{"issue":"4","key":"9143_CR38","doi-asserted-by":"crossref","first-page":"36:1","DOI":"10.1145\/2068716.2068722","volume":"4","author":"K Papadimitriou","year":"2011","unstructured":"Papadimitriou K, Dollas A, Hauck S (2011) Performance of partial reconfiguration in FPGA systems: a survey and a cost model. ACM Trans Reconfigurable Technol Syst 4(4):36:1\u201336:24","journal-title":"ACM Trans Reconfigurable Technol Syst"},{"key":"9143_CR39","doi-asserted-by":"crossref","unstructured":"Prasad Raghuraman K, Wang H, Tragoudas S (2005) A novel approach to minimizing reconfiguration cost for lut-based FPGAs. In: 18th international conference on VLSI design, IEEE, pp 673\u2013676","DOI":"10.1109\/ICVD.2005.25"},{"key":"9143_CR40","doi-asserted-by":"crossref","unstructured":"Raghuraman K, Wang H, Tragoudas S (2006) Minimizing FPGA reconfiguration data at logic level. In: Proceedings of the 7th international symposium on quality electronic design, IEEE Computer Society, pp 219\u2013224","DOI":"10.1109\/ISQED.2006.87"},{"key":"9143_CR41","doi-asserted-by":"crossref","unstructured":"Rose J, Luu J, Yu CW, Densmore O, Goeders J, Somerville A, Kent KB, Jamieson P, Anderson J (2012) The VTR project: architecture and CAD for FPGAs from verilog to routing. In: Proceedings of FPGA, ACM, pp 77\u201386","DOI":"10.1145\/2145694.2145708"},{"key":"9143_CR42","doi-asserted-by":"crossref","unstructured":"Rousseau B, Manet P, Delavall\u00e9e T, Loiselle I, Legat JD (2012) Dynamically reconfigurable architectures for software-defined radio in professional electronic applications. In: Design technology for heterogeneous embedded systems, Springer, pp 437\u2013455","DOI":"10.1007\/978-94-007-1125-9_20"},{"key":"9143_CR43","doi-asserted-by":"crossref","unstructured":"Rullmann M, Merker R (2006) Maximum edge matching for reconfigurable computing. In: 20th International parallel and distributed processing symposium, 2006 (IPDPS 2006), IEEE","DOI":"10.1109\/IPDPS.2006.1639436"},{"issue":"3","key":"9143_CR44","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1049\/ip-cdt:20050176","volume":"153","author":"P Sedcole","year":"2006","unstructured":"Sedcole P, Blodget B, Becker T, Anderson J, Lysaght P (2006) Modular dynamic reconfiguration in Virtex FPGAs. Comput Digital Tech 153(3):157\u2013164","journal-title":"Comput Digital Tech"},{"key":"9143_CR45","doi-asserted-by":"crossref","unstructured":"Shang L, Jha NK (2002) Hardware\u2013software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs. In: Proceedings of the 2002 Asia and South Pacific design automation conference, IEEE Computer Society, p 345","DOI":"10.1109\/ASPDAC.2002.994946"},{"key":"9143_CR46","doi-asserted-by":"crossref","unstructured":"Smith AM, Constantinides GA, Cheung PY (2009) Area estimation and optimisation of FPGA routing fabrics. In: International conference on field programmable logic and applications FPL 2009, IEEE, pp 256\u2013261","DOI":"10.1109\/FPL.2009.5272298"},{"key":"9143_CR47","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1007\/s11265-007-0131-0","volume":"51","author":"I Sourdis","year":"2008","unstructured":"Sourdis I, Bispo J, Cardoso J, Vassiliadis S (2008) Regular expression matching in reconfigurable hardware. J Signal Process Syst 51:99\u2013121","journal-title":"J Signal Process Syst"},{"key":"9143_CR48","doi-asserted-by":"crossref","unstructured":"Tan H, DeMara RF (2006) A physical resource management approach to minimizing FPGA partial reconfiguration overhead. In: IEEE international conference on reconfigurable computing and FPGA\u2019s, 2006 (ReConFig 2006), IEEE, pp 1\u20135","DOI":"10.1109\/RECONF.2006.307757"},{"key":"9143_CR49","doi-asserted-by":"crossref","unstructured":"Trimberger S (1998) Scheduling designs into a time-multiplexed fpga. In: Proceedings of the 1998 ACM\/SIGDA sixth international symposium on Field programmable gate arrays, ACM, pp 153\u2013160","DOI":"10.1145\/275107.275135"},{"key":"9143_CR50","doi-asserted-by":"crossref","unstructured":"Trimberger S, Carberry D, Johnson A, Wong J (1997) A time-multiplexed FPGA. In: Proceedings of the 5th annual IEEE symposium on field-programmable custom computing machines, 1997, IEEE, pp 22\u201328","DOI":"10.1109\/FPGA.1997.624601"},{"key":"9143_CR51","doi-asserted-by":"crossref","unstructured":"Vipin K, Fahmy SA (2012) A high speed open source controller for FPGA partial reconfiguration. In: International conference on field-programmable technology (FPT), IEEE, pp 61\u201366","DOI":"10.1109\/FPT.2012.6412113"},{"key":"9143_CR52","unstructured":"Xilinx (2012) UG191(v3.11): Virtex-5 FPGA user guide. Xilinx"},{"key":"9143_CR53","unstructured":"Yang S (1991) Logic synthesis and optimization benchmarks user guide: version 3.0. Citeseer"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9143-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-014-9143-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9143-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T23:42:46Z","timestamp":1565826166000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-014-9143-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,18]]},"references-count":53,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2015,3]]}},"alternative-id":["9143"],"URL":"https:\/\/doi.org\/10.1007\/s10617-014-9143-8","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9,18]]}}}