{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T05:50:41Z","timestamp":1648619441845},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1007\/s10617-014-9144-7","type":"journal-article","created":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T11:54:49Z","timestamp":1412164489000},"page":"627-667","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Loop transformations for flash memory: cost models and performance effects"],"prefix":"10.1007","volume":"17","author":[{"given":"Joon-Young","family":"Paik","sequence":"first","affiliation":[]},{"given":"Tae-Sun","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Eun-Sun","family":"Cho","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,10,2]]},"reference":[{"key":"9144_CR1","unstructured":"Intel Corporation (1998) Understanding the flash translation layer (FTL) specification. Intel Technical Report AP-684"},{"key":"9144_CR2","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1016\/j.sysarc.2009.03.005","volume":"55","author":"TS Chung","year":"2009","unstructured":"Chung TS, Park DJ, Park S, Lee DH, Lee SW, Song HJ (2009) A survey of flash translation layer. J Syst Archit 55:332\u2013343","journal-title":"J Syst Archit"},{"key":"9144_CR3","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TCE.2002.1010143","volume":"48","author":"JS Kim","year":"2002","unstructured":"Kim JS, Kim JM, Noh SH, Min SL, Cho YK (2002) A space-efficient flash translation layer for compactflash systems. IEEE Trans Consum Electron 48:366\u2013375","journal-title":"IEEE Trans Consum Electron"},{"key":"9144_CR4","doi-asserted-by":"crossref","unstructured":"Lee SW, Park DJ, Chung TS, Lee DH, Park S, Song HJ (2007) A log buffer-based flash translation layer using fully-associative sector translation. ACM Trans Embed Comput Syst doi: 10.1145\/1275986.1275990","DOI":"10.1145\/1275986.1275990"},{"key":"9144_CR5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1721695.1721706","volume":"9","author":"D Jung","year":"2010","unstructured":"Jung D, Kang J, Jo H, Kim JS, Lee J (2010) Superblock FTL: a superblock-based flash translation layer with a hybrid address translation scheme. ACM Trans Embed Comput Syst 9:1\u201341","journal-title":"ACM Trans Embed Comput Syst"},{"key":"9144_CR6","first-page":"1","volume":"7","author":"C Park","year":"2008","unstructured":"Park C, Cheon W, Kang J, Roh K, Cho W, Kim JS (2008) A re-configurable FTL architecture for NAND flash-based applications. ACM Trans Embed Comput Syst 7:1\u201323","journal-title":"ACM Trans Embed Comput Syst"},{"key":"9144_CR7","unstructured":"Kim H, Ahn S (2008) BPLRU: a buffer management scheme for improving random writes in flash storage. In: Proceeding of USENIX conference on file and storage technologies (FAST), pp 1\u201314"},{"key":"9144_CR8","doi-asserted-by":"crossref","first-page":"485","DOI":"10.1109\/TCE.2006.1649669","volume":"52","author":"H Jo","year":"2006","unstructured":"Jo H, Kang JU, Park SY, Kim JS, Lee J (2006) FAB: flash-aware buffer management policy for portable media players. IEEE Trans Consum Electron 52:485\u2013493","journal-title":"IEEE Trans Consum Electron"},{"key":"9144_CR9","doi-asserted-by":"crossref","first-page":"744","DOI":"10.1109\/TC.2008.224","volume":"58","author":"S Kang","year":"2009","unstructured":"Kang S, Park S, Jung H, Shim H, Cha J (2009) Performance trade-offs in using nvram write buffer for flash memory-based storage devices. IEEE Trans Comput 58:744\u2013758","journal-title":"IEEE Trans Comput"},{"key":"9144_CR10","doi-asserted-by":"crossref","unstructured":"Shi L, Li J, Xue CJ, Yang C, Zhou X (2011) ExLRU: a unified write buffer cache management for flash memory. In: Proceeding of ACM international conference on embedded software (EMSOFT), pp 339\u2013348","DOI":"10.1145\/2038642.2038694"},{"key":"9144_CR11","unstructured":"Lee SW, Moon B (2007) Design of flash-based DBMS: an in-page logging approach. In: Proceeding of SIGMOD conference, pp 55\u201366"},{"key":"9144_CR12","doi-asserted-by":"crossref","unstructured":"Kang WH, Lee SW, Moon B, Oh GH, Min C (2013) X-FTL: transactional FTL for SQLite databases. In: Proceeding of SIGMOD conference, pp 97\u2013108","DOI":"10.1145\/2463676.2465326"},{"key":"9144_CR13","unstructured":"Chen F, Luo T, Zhang X (2011) CAFTL: A content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives. In: Proceeding of USENIX Conference file and storage technologies (FAST), pp 77\u201390"},{"key":"9144_CR14","doi-asserted-by":"crossref","unstructured":"Kim J, Lee C, Lee S, Son S, Choi J, Yoon S, Lee HU, Kang S, Won Y, Cha J (2012) Deduplication in SSDs: model and quantitative analysis. In: Proceeding of IEEE conference massive data storage (MSST), pp 1\u201312","DOI":"10.1109\/MSST.2012.6232379"},{"key":"9144_CR15","unstructured":"Gupta A, Pisolkar R, Urgaonkar B, Sivasubramaniam A (2011) Leveraging value locality in optimizing NAND flash-based SSDs. In: Proceeding of USENIX conference on file and storage technologies (FAST), pp 91\u2013103"},{"key":"9144_CR16","unstructured":"Debnath B, Sengupta S, Li J (2010) ChunkStash: speeding up inline storage deduplication using flash memory. In: Proceeding of USENIX Conference on file and storage technologies (FAST)"},{"key":"9144_CR17","volume-title":"Advanced compiler design and implementation","author":"SS Muchnick","year":"1998","unstructured":"Muchnick SS (1998) Advanced compiler design and implementation. Morgan Kaufmann Publishers Inc., San Francisco"},{"issue":"4","key":"9144_CR18","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1145\/233561.233564","volume":"18","author":"KS Mckinley","year":"1996","unstructured":"Mckinley KS, Carr S, Tseng CW (1996) Improving data locality with loop transformations. ACM Trans Program Lang Syst 18(4):424\u2013453","journal-title":"ACM Trans Program Lang Syst"},{"issue":"3","key":"9144_CR19","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1023\/A:1014156327748","volume":"21","author":"M Kandemir","year":"2002","unstructured":"Kandemir M, Choudhary A, Ramanujam J (2002) An I\/O-conscious tiling strategy for disk-resident data sets. J Supercomput 21(3):257\u2013284","journal-title":"J Supercomput"},{"key":"9144_CR20","doi-asserted-by":"crossref","unstructured":"Mowry TC, Demke AK, Krieger O (1996) Automatic compiler-inserted I\/O prefetching for out-of-core applications. In: Proceeding of USENIX symposium on operating systems design and implementation (OSDI), pp 3\u201317","DOI":"10.1145\/238721.238734"},{"key":"9144_CR21","unstructured":"Samsung Electronics (2004) NAND flash memory & smartmedia data book"},{"issue":"11","key":"9144_CR22","doi-asserted-by":"crossref","first-page":"804","DOI":"10.1587\/elex.7.804","volume":"7","author":"D Shin","year":"2010","unstructured":"Shin D (2010) Workload-driven adaptive log buffer-based FTL. IEICE Electron Express 7(11):804\u2013809","journal-title":"IEICE Electron Express"},{"issue":"6","key":"9144_CR23","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1145\/1453775.1453783","volume":"42","author":"D Lee","year":"2008","unstructured":"Lee D, Shin F, Kim Y, Kim J (2008) LAST: locality-aware sector translation for NAND flash memory-based storage systems. Proc ACM SIGOPS Oper Syst Rev 42(6):36\u201342","journal-title":"Proc ACM SIGOPS Oper Syst Rev"},{"key":"9144_CR24","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1007\/s10617-010-9066-y","volume":"14","author":"H Shin","year":"2010","unstructured":"Shin H, Jung D, Kim J, Kim J, Maeng S (2010) Co-optimization of buffer layer and FTL in high-performance flash-based storage systems. Des Autom Embed Syst 14:415\u2013443","journal-title":"Des Autom Embed Syst"},{"key":"9144_CR25","unstructured":"Bouganim L, Jonsson B, Bonnet P (2009) uFlip: understanding flash IO patterns. In: Proceeding of conference on innovative data systems research (CIDR)"},{"key":"9144_CR26","doi-asserted-by":"crossref","unstructured":"Paik JY, Chung TS, Cho ES (2013) Cost model based analyses on performance effects of loop transformations in block associative sector translation. In: Proceeding of IEEE\/IFIP international conference on embedded and ubiquitous computing (EUC), pp 1998\u20132005","DOI":"10.1109\/HPCC.and.EUC.2013.288"},{"key":"9144_CR27","unstructured":"Zhang W, Leiss EL (2001) A compiler driven out-of-core programming approach for optimizing data locality in loop nests. In: Proceeding of international conference on parallel and distributed processing techniques and applications (PDPTA), pp 25\u201328"},{"key":"9144_CR28","unstructured":"Johnson T and Shasha D (1994) 2Q: A low overhead high performance buffer management replacement algorithm. In: Proceeding of international conference on very large data bases (VLDB), pp 439\u2013450 Zhang W, pp 25\u201328"},{"key":"9144_CR29","unstructured":"Megiddo N and Modha DS (2003) ARC: a self-tuning, low overhead replacement cache. In: Proceeding of USENIX conference on file and storage technogies (FAST), pp 115\u2013130"},{"issue":"2","key":"9144_CR30","doi-asserted-by":"crossref","first-page":"485","DOI":"10.1109\/TCE.2006.1649669","volume":"52","author":"H Jo","year":"2006","unstructured":"Jo H, Kang K, Park S, Kim J, Lee J (2006) FAB: flash-aware buffer management replacment algorithm. IEEE Trans Consum Electron 52(2):485\u2013493","journal-title":"IEEE Trans Consum Electron"},{"key":"9144_CR31","unstructured":"Kim H and Ahn S (2008) BPLRU: a buffer management scheme for improving random writes in flash storage. In: Proceeding of USENIX conference on file and storage technogies (FAST), pp 1\u201314"},{"key":"9144_CR32","unstructured":"Laforest E (2010) Survey of loop transformation techniques. Technical Report. University of Toronto, Toronto"},{"key":"9144_CR33","unstructured":"Qiu M, Wu J, Xue C.J., Hu JA, Tseng W-C, and Sha E H-M (2008) Loop scheduling and assignment to minimize energy while hiding latency for heterogeneous multi-bank memory. In: Proceedings of IEEE international conference on field programmable logic and applications (FPL), pp 459\u2013462"},{"key":"9144_CR34","unstructured":"Xue C, Shao Z, Chen Y, and Sha E H-M (2005) Optimizing DSP scheduling via address assignment with array and loop transformation. In: Proceedings of IEEE international conference on acoustics, speech, and signal processing (ICASSP), pp 85\u201388"},{"key":"9144_CR35","unstructured":"Xue CJ, Sha EH-M, Shao Z, Qiu M (2008) Effective loop partitioning and scheduling under memory and register dual constraints. In: Proceedings of IEEE\/ACM design, automation and test in Europe (DATE), pp 1202\u20131207"},{"key":"9144_CR36","doi-asserted-by":"crossref","unstructured":"Hosomi M, Yamagishi H, Yamamoto Y, Bessho K, Higo Y, Yamane K, Yamada H, Shoji M, Hachino H, Fukumoto C, Nagao H, Kano H (2005) A novel nonvolatile memory with spin torque transfer magnetization switching: spin-RAM. In: Proceeding of international electron devices meeting, pp 459\u2013462","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"9144_CR37","doi-asserted-by":"crossref","unstructured":"Qiu K, Zhao M, Fu C, Shi L, Xue CJ (2013) Migration-aware loop retiming for STT-RAM based hybrid cache for embedded systems. Proceeding of IEEE international conference on application-specific systems, architectures and processors (ASAP), pp 83\u201389","DOI":"10.1109\/ASAP.2013.6567555"},{"key":"9144_CR38","doi-asserted-by":"crossref","unstructured":"Paik JY, Cho ES, Chung TS (2009) Performance improvement for flash memories using loop optimization. In: Proceeding of IEEE international conference on computational science and engineering (CSE), pp 508\u2013513","DOI":"10.1109\/CSE.2009.25"},{"key":"9144_CR39","unstructured":"Kim S, Kwon K, Kim C, Jang C, Lee J, Min SL (2010) Demand paging techniques for flash memory using compiler post-pass optimizations. ACM Trans Embed Comput Syst 10(4):40"},{"key":"9144_CR40","unstructured":"Lin CC, Chen CL, and Tseng CH (2007) Source code arrangement of embedded java virtual machine for NAND flash memory. In: Proceeding of international conference on symposium on communications and information technologies (ISCIT), pp 152\u2013157"},{"key":"9144_CR41","doi-asserted-by":"crossref","unstructured":"Gupta A, Kim Y, Urgaonkar B (2009) DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings. In: Proceeding of internationl conference on architectural support for programming languages and operating systems (ASPLOS) pp 229\u2013240","DOI":"10.1145\/1508244.1508271"},{"key":"9144_CR42","doi-asserted-by":"crossref","unstructured":"Qin Z, Wang Y, Liu D, Shao Z (2010) Demand-based block-level address mapping in large-scale NAND flash storage systems. In: Proceeding of CODES + ISSS, pp 173\u2013182","DOI":"10.1145\/1878961.1878991"},{"key":"9144_CR43","doi-asserted-by":"crossref","unstructured":"Qin Z, Wang Y, Liu D, Shao Z (2011) A two-level caching mechanism for demand-based page-level address mapping in NAND flash memory storage systems. In: Proceeding of international conference on IEEE real-time and embedded technology and applications symposium, pp 157\u2013166","DOI":"10.1109\/RTAS.2011.23"},{"key":"9144_CR44","unstructured":"Gniady C, Butt AR, Hu YC (2004) Program-counter-based pattern classification in buffer caching. In: Proceeding of USENIX conference, symposium on opearting systems design and implementation (OSDI), pp 27\u201327"},{"key":"9144_CR45","doi-asserted-by":"crossref","unstructured":"Brock J, Gu X, Bao B, Ding C (2013) Pacman: Program-assisted cache management. In: Proceeding of international symposium on memory management (ISMM), pp 39\u201350","DOI":"10.1145\/2491894.2466482"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9144-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-014-9144-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9144-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,15]],"date-time":"2019-08-15T18:28:22Z","timestamp":1565893702000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-014-9144-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":45,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2013,9]]}},"alternative-id":["9144"],"URL":"https:\/\/doi.org\/10.1007\/s10617-014-9144-7","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}