{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T17:12:33Z","timestamp":1773249153598,"version":"3.50.1"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T00:00:00Z","timestamp":1424131200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1007\/s10617-014-9155-4","type":"journal-article","created":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T11:17:27Z","timestamp":1424171847000},"page":"223-242","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Signal multiplexing approach to improve inter-FPGA bandwidth of prototyping platform"],"prefix":"10.1007","volume":"19","author":[{"given":"Mariem","family":"Turki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,2,17]]},"reference":[{"key":"9155_CR1","unstructured":"Santarini M (2005) ASIC prototyping: make versus buy. EDN, 21 November 2005"},{"key":"9155_CR2","unstructured":"http:\/\/en.wikipedia.org\/wiki\/Pentium_FDIV_bug"},{"key":"9155_CR3","unstructured":"http:\/\/techreport.com\/news\/13721\/chip-problemlimits-supply-of-quad-core-opterons"},{"key":"9155_CR4","doi-asserted-by":"crossref","unstructured":"Huang C, Yin Y, Hsu C (2011) SoC HW\/SW verification and validation. In: Proceedings of the 16th Asia and South Pacific design automation conference (ASP-DAC), IEEE, Yokohama, 25\u201328 January 2011, pp 297\u2013300","DOI":"10.1109\/ASPDAC.2011.5722202"},{"key":"9155_CR5","volume-title":"FPGA-based prototyping methodology manual","author":"A Doug","year":"2011","unstructured":"Doug A, Lesea A, Richter R (2011) FPGA-based prototyping methodology manual. Synopsys, San Jose"},{"key":"9155_CR6","doi-asserted-by":"crossref","unstructured":"Kuon I, Rose J (2006) Measuring the gap between FPGAs and ASICs. In: International symposium on field-programmable gate array, February 2006","DOI":"10.1145\/1117201.1117205"},{"key":"9155_CR7","doi-asserted-by":"crossref","unstructured":"Krupnova H (2004) Mapping multi-million gate socs on FPGAs: industrial methodology and experience. In: Proceedings of design, automation and test in Europe conference and exhibition, vol. 2. Dresden, pp 1236\u20131241","DOI":"10.1109\/DATE.2004.1269065"},{"key":"9155_CR8","doi-asserted-by":"crossref","unstructured":"Asaad S, Bellofatto R, Brezzo B, Haymes C, Kapur M, Parker B, Roewer T, Saha P, Takken T, Tierno J (2012) A cycle-accurate, cycle reproducible multi-FPGA system for accelerating mutli-core processor simulation. In: Proceedings of the ACM\/SIGDA international symposium on field programmable gate arrays, San Jose, pp 153\u2013162","DOI":"10.1145\/2145694.2145720"},{"key":"9155_CR9","doi-asserted-by":"crossref","unstructured":"Babb J, Tessier R, Dahl M, Hanono S, Hoki D, Agarwal A (1997) Logic emulation with virtual wires. IEEE Trans Comput Aided Des Integr Circuits Syst 16(6):609626, June 1997","DOI":"10.1109\/43.640619"},{"key":"9155_CR10","unstructured":"http:\/\/www.deepchip.com\/items\/0517-06.html"},{"issue":"2","key":"9155_CR11","first-page":"151167","volume":"2","author":"W Mak","year":"1997","unstructured":"Mak W, Wong D (1997) Board-level multiterminal net routing for FPGA-based logic emulation. ACM Trans Des Autom Electron Syst (TODAES) 2(2):151167","journal-title":"ACM Trans Des Autom Electron Syst (TODAES)"},{"issue":"3","key":"9155_CR12","first-page":"511514","volume":"11","author":"X Song","year":"2003","unstructured":"Song X, Hung W, Mishchenko A, Chrzanowska-Jeske M, Kennings A, Coppola A (2003) Board-level multiterminal net assignment for the partial cross-bar architecture. IEEE Trans Very Large Scale Integr (VLSI) Syst 11(3):511514","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"1","key":"9155_CR13","doi-asserted-by":"crossref","first-page":"7178","DOI":"10.1109\/TVLSI.2002.800523","volume":"11","author":"A Ejnioui","year":"2003","unstructured":"Ejnioui A, Ranganathan N (2003) Multiterminal net routing for partial crossbar-based multi-FPGA systems. IEEE Trans Very Large Scale Integr (VLSI) Syst 11(1):7178","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"2","key":"9155_CR14","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1109\/TVLSI.2003.810778","volume":"11","author":"A Ejnioui","year":"2003","unstructured":"Ejnioui A (2003) Routing on field-programmable switch matrices. IEEE Trans Very Large Scale Integr (VLSI) Syst 11(2):283\u2013287","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"9155_CR15","unstructured":"Khalid M (1999) Routing architecture and layout synthesis for multi-FPGA systems. Ph.D. dissertation, University of Toronto"},{"key":"9155_CR16","doi-asserted-by":"crossref","unstructured":"Jain S, Kumar A, Kumar S (2002) Hybrid multi-FPGA board evaluation by limiting multi-hop routing. In: Proceedings of the 13th IEEE international workshop on rapid system prototyping, July 2002, pp 6673","DOI":"10.1109\/IWRSP.2002.1029740"},{"key":"9155_CR17","unstructured":"Tessier R et al. (1994) The virtual wires emulation system: a gate-efficient ASIC prototyping environement. In: International workshop on field-programmable gate array, ACM, Berkeley, February 1994"},{"key":"9155_CR18","doi-asserted-by":"crossref","unstructured":"Babb J, Tessier R, Agarwal A (1993) Virtual wires: overcoming pin limitations in FPGA-based logic emulators. In: Proceedings of IEEE workshop FCCM, April 1993, pp 142\u2013151","DOI":"10.1109\/FPGA.1993.279469"},{"key":"9155_CR19","doi-asserted-by":"crossref","unstructured":"Inagi M, Takashima Y, Nakamura Y (2009) Globally optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA systems. In: Proceedings of international conference on the FPL, IEEE, Prague, August 31\u2013September 2 2009, pp 212\u2013217","DOI":"10.1109\/FPL.2009.5272309"},{"issue":"12","key":"9155_CR20","doi-asserted-by":"crossref","first-page":"3539","DOI":"10.1093\/ietfec\/e91-a.12.3539","volume":"E91A","author":"M Inagi","year":"2008","unstructured":"Inagi M, Takashima Y, Nakamura Y, Takahashi A (2008) Optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA prototyping systems. IEICE Trans Fundam E91A(12):3539\u20133547","journal-title":"IEICE Trans Fundam"},{"key":"9155_CR21","unstructured":"Synopsys FPGA synthesis user guide (2011)"},{"key":"9155_CR22","unstructured":"http:\/\/www.flexras.com"},{"key":"9155_CR23","volume-title":"Introduction to algorithms","author":"TH Cormen","year":"2001","unstructured":"Cormen TH, Leiserson CE, Rivest RL, Stein C (2001) Introduction to algorithms. MIT Press, Cambridge"},{"key":"9155_CR24","doi-asserted-by":"crossref","unstructured":"McMurchie L, Ebeling C (1995) PathFinder: a negotiation-based performance-driven router for FPGAs. In: International workshop on field programmable gate array, ACM, New York","DOI":"10.1145\/201310.201328"},{"key":"9155_CR25","doi-asserted-by":"crossref","unstructured":"Turki M, Marrakchi Z, Mehrez H, Abid M (2013) Iterative routing algorithm of inter-FPGA signals for multi-FPGA prototyping platform. In: 9th international symposium, ARC 2013, Los Angeles, 25\u201327 March 2013","DOI":"10.1007\/978-3-642-36812-7_20"},{"key":"9155_CR26","unstructured":"Turki M, Marrakchi Z, Mehrez H, Abid M (2012) Towards synthetic benchmarks generator for CAD tool evaluation. In: 8th conference on Ph.D. research in microelectronics and electronics (PRIME)"},{"key":"9155_CR27","unstructured":"http:\/\/www.dinigroup.com\/new\/products.php"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9155-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-014-9155-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-014-9155-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T19:29:37Z","timestamp":1559244577000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-014-9155-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,17]]},"references-count":27,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2015,9]]}},"alternative-id":["9155"],"URL":"https:\/\/doi.org\/10.1007\/s10617-014-9155-4","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2,17]]}}}