{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,12]],"date-time":"2023-09-12T08:33:35Z","timestamp":1694507615973},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2015,2,27]],"date-time":"2015-02-27T00:00:00Z","timestamp":1424995200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1007\/s10617-015-9160-2","type":"journal-article","created":{"date-parts":[[2015,2,26]],"date-time":"2015-02-26T14:22:31Z","timestamp":1424960551000},"page":"301-326","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["FoRTReSS: a flow for design space exploration of partially reconfigurable systems"],"prefix":"10.1007","volume":"19","author":[{"given":"Fran\u00e7ois","family":"Duhem","sequence":"first","affiliation":[]},{"given":"Fabrice","family":"Muller","sequence":"additional","affiliation":[]},{"given":"Robin","family":"Bonamy","sequence":"additional","affiliation":[]},{"given":"S\u00e9bastien","family":"Bilavarn","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,2,27]]},"reference":[{"key":"9160_CR1","unstructured":"Xilinx (2012) EPPs: the ideal solution for a wide range of embedded systems"},{"key":"9160_CR2","first-page":"65","volume":"55","author":"C Kao","year":"2005","unstructured":"Kao C (2005) Benefits of partial reconfiguration. Xcell J 55:65\u201367","journal-title":"Xcell J"},{"key":"9160_CR3","doi-asserted-by":"crossref","unstructured":"Paulsson K, H\u00fcbner M, Bayar S, Becker J (2008) Exploitation of run-time partial reconfiguration for dynamic power management in Xilinx Spartan III-based Systems. In: international conference on field programmable logic and applications (FPL), pp 699\u2013700","DOI":"10.1109\/FPL.2008.4630044"},{"key":"9160_CR4","doi-asserted-by":"crossref","first-page":"1:1","DOI":"10.1155\/2008\/367860","volume":"2008","author":"P Manet","year":"2008","unstructured":"Manet P, Maufroid D, Tosi L, Gailliard G, Mulertt O, Di Ciano M, Legat JD, Aulagnier D, Gamrat C, Liberati R, La Barba V, Cuvelier P, Rousseau B, Gelineau P (2008) An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications. EURASIP J Embed Syst 2008:1:1\u20131:11","journal-title":"EURASIP J Embed Syst"},{"issue":"2","key":"9160_CR5","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K Compton","year":"2002","unstructured":"Compton K, Hauck S (2002) Reconfigurable computing: a survey of systems and software. ACM Comput Surv 34(2):171\u2013210. doi: 10.1145\/508352.508353","journal-title":"ACM Comput Surv"},{"key":"9160_CR6","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/A:1008155020711","volume":"28","author":"R Tessier","year":"2001","unstructured":"Tessier R, Burleson W (2001) Reconfigurable computing for digital signal processing: a survey. J VLSI Signal Process Syst 28:7\u201327","journal-title":"J VLSI Signal Process Syst"},{"key":"9160_CR7","doi-asserted-by":"crossref","unstructured":"Duhem F, Muller F, Aubry W, Le Gal B, Ngru D, Lorenzini P (2013) Design space exploration for partially reconfigurable architectures in real-time systems. J Syst Archit (JSA) 59(8), 571\u2013581 (2013). doi: 10.1016\/j.sysarc.2013.06.007 . URL http:\/\/www.sciencedirect.com\/science\/article\/pii\/S1383762113001215","DOI":"10.1016\/j.sysarc.2013.06.007"},{"key":"9160_CR8","doi-asserted-by":"crossref","unstructured":"Belaid I, Muller F, Benjemaa M (2010) New three-level resource management enhancing quality of off-line hardware task placement on fpga. EURASIP Int J Reconfig Comput (IJRC)","DOI":"10.1155\/2010\/980762"},{"key":"9160_CR9","doi-asserted-by":"crossref","unstructured":"Belaid I, Muller F, Benjemaa M (2011) Static scheduling of periodic hardware tasks with precedence and deadline constraints on reconfigurable hardware devices. EURASIP Int J Reconfig Comput (IJRC), Article ID 591983","DOI":"10.1155\/2011\/591983"},{"issue":"1","key":"9160_CR10","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/54.825678","volume":"17","author":"K Bazargan","year":"2000","unstructured":"Bazargan K, Kastner R, Sarrafzadeh M (2000) Fast template placement for reconfigurable computing systems. IEEE Design Test Comput 17(1):68\u201383. doi: 10.1109\/54.825678","journal-title":"IEEE Design Test Comput"},{"key":"9160_CR11","doi-asserted-by":"crossref","unstructured":"Lodi A, Martello S, Vigo D (1999) Neighborhood search algorithm for the guillotine non-oriented two-dimensional bin packing problem. In: Proceedings of the Meta-Heuristics. Springer, New York, US, pp 125\u2013139","DOI":"10.1007\/978-1-4615-5775-3_9"},{"issue":"4","key":"9160_CR12","doi-asserted-by":"crossref","first-page":"345","DOI":"10.1287\/ijoc.11.4.345","volume":"11","author":"A Lodi","year":"1999","unstructured":"Lodi A, Martello S, Vigo D (1999) Heuristic and metaheuristic approaches for a class of two-dimensional bin packing problems. INFORMS J Comput 11(4):345\u2013357","journal-title":"INFORMS J Comput"},{"issue":"4","key":"9160_CR13","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1049\/iet-cdt:20070012","volume":"1","author":"L Singhal","year":"2007","unstructured":"Singhal L, Bozorgzadeh E (2007) Multi-layer floorplanning for reconfigurable designs. IET Comput Digital Tech 1(4):276\u2013294","journal-title":"IET Comput Digital Tech"},{"key":"9160_CR14","doi-asserted-by":"crossref","first-page":"2:1","DOI":"10.1155\/2011\/483681","volume":"2011","author":"A Montone","year":"2011","unstructured":"Montone A, Santambrogio MD, Redaelli F, Sciuto D (2011) Floorplacement for partial reconfigurable FPGA-based systems. Int J Reconfig Comput 2011:2:1\u20132:12","journal-title":"Int J Reconfig Comput"},{"key":"9160_CR15","doi-asserted-by":"crossref","unstructured":"Vipin K, Fahmy SA (2012) Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration. In: Proceedings of the 8th international symposium on applied reconfigurable computing (ARC), pp 13\u201325","DOI":"10.1007\/978-3-642-28365-9_2"},{"key":"9160_CR16","doi-asserted-by":"crossref","unstructured":"Kumar R, Gordon-Ross A (2011) Formulation-level design space exploration for partially reconfigurable fpgas. In: international conference on field-programmable technology (FPT), pp 1\u20136","DOI":"10.1109\/FPT.2011.6132699"},{"key":"9160_CR17","unstructured":"Xilinx (2012) Partial Reconfiguration User Guide"},{"key":"9160_CR18","doi-asserted-by":"crossref","unstructured":"Sohanghpurwala AA, Athanas P, Frangieh T, Wood A (2011) OpenPR: an open-source partial-reconfiguration toolkit for Xilinx FPGAs. In: IPDPS Workshops. IEEE, pp 228\u2013235","DOI":"10.1109\/IPDPS.2011.146"},{"key":"9160_CR19","unstructured":"Altera (2012) Quartus II Handbook Version 12.1, Vol 1: design and synthesis\u2014design planning for partial reconfiguration"},{"key":"9160_CR20","doi-asserted-by":"crossref","unstructured":"Beckhoff C, Koch D, Torresen J (2012) Go ahead: a partial reconfiguration framework. In: Proceedings of the 2012 IEEE 20th international symposium on field-programmable custom computing machines, FCCM \u201912 IEEE Computer Society, Washington, DC, USA, pp 37\u201344","DOI":"10.1109\/FCCM.2012.17"},{"issue":"11","key":"9160_CR21","doi-asserted-by":"crossref","first-page":"1650","DOI":"10.1109\/TVLSI.2008.2005670","volume":"17","author":"S Corbetta","year":"2009","unstructured":"Corbetta S, Morandi M, Novati M, Santambrogio MD, Sciuto D, Spoletini P (2009) Internal and external bitstream relocation for partial dynamic reconfiguration. IEEE Trans Very Large Scale Integr Syst 17(11):1650\u20131654","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"9160_CR22","doi-asserted-by":"crossref","unstructured":"Flynn A, Gordon-Ross A, George AD (2009) Bitstream relocation with local clock domains for partially reconfigurable fpgas. In: Proceedings of the conference on design, automation and test in Europe, DATE \u201909. European Design and Automation Association, 3001 Leuven, Belgium, Belgium, pp 300\u2013303","DOI":"10.1109\/DATE.2009.5090676"},{"key":"9160_CR23","doi-asserted-by":"crossref","unstructured":"Duhem F, Muller F, Lorenzini P (2011) Methodology for designing partially reconfigurable systems using transaction-level modeling. In: conference on design and architectures for signal and image processing (DASIP), pp 316\u2013322","DOI":"10.1109\/DASIP.2011.6136897"},{"issue":"2","key":"9160_CR24","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1049\/iet-cdt.2011.0033","volume":"6","author":"F Duhem","year":"2012","unstructured":"Duhem F, Muller F, Lorenzini P (2012) Reconfiguration time overhead on field programmable gate arrays: reduction and cost model. IET Comput Digital Tech 6(2):105\u2013113","journal-title":"IET Comput Digital Tech"},{"key":"9160_CR25","doi-asserted-by":"crossref","unstructured":"Foucher C, Muller F, Giulieri A (2012) Fast integration of hardware accelerators for dynamically reconfigurable architecture. In: IEEE CAS 7th international workshop on reconfigurable communication-centric systems-on-chip (ReCoSoC 2012). IEEE, York, UK","DOI":"10.1109\/ReCoSoC.2012.6322902"},{"key":"9160_CR26","doi-asserted-by":"crossref","unstructured":"Jozwik K, Tomiyama H, Honda S, Takada H (2010) A novel mechanism for effective hardware task preemption in dynamically reconfigurable systems. In: FPL\u201910, pp 352\u2013355","DOI":"10.1109\/FPL.2010.76"},{"key":"9160_CR27","doi-asserted-by":"crossref","unstructured":"Bilavarn S, Khan J, Belleudy C, Bhatti MK (2014) Effectiveness of power strategies for video applications: a practical study. J Real-Time Image Process. doi: 10.1007\/s11554-013-0394-6 . URL http:\/\/link.springer.com\/article\/10.1007\/s11554-013-0394-6","DOI":"10.1007\/s11554-013-0394-6"},{"key":"9160_CR28","unstructured":"Muller F (2014) FoRTReSS Toolbox (flow for reconfigurable architecture in real-time systems). https:\/\/sites.google.com\/site\/fortresstoolbox\/"},{"key":"9160_CR29","unstructured":"The Eclipse Foundation (2013) Eclipse graphical modeling framework (GMF). http:\/\/www.eclipse.org\/modeling\/gmp\/"},{"key":"9160_CR30","unstructured":"JDOM Project (2012) JDOM. http:\/\/www.jdom.org\/"},{"key":"9160_CR31","unstructured":"x265 Project (2014) x265. http:\/\/x265.org\/"},{"issue":"3","key":"9160_CR32","first-page":"345","volume":"8","author":"T Damak","year":"2013","unstructured":"Damak T, Werda I, Bilavarn S, Masmoudi N (2013) Fast prototyping h.264 deblocking filter using esl tools. Trans Syst Signals Devices 8(3):345\u2013362","journal-title":"Trans Syst Signals Devices"},{"key":"9160_CR33","unstructured":"ITU-T (2005) ISO\/IEC 14496\u201310, advanced video coding for generic audiovisual services, ITU-T Recommendation H.264, Version 4"},{"key":"9160_CR34","doi-asserted-by":"crossref","unstructured":"D\u2019huys TPKC, Momcilovic S, Pratas F, Sousa L (2014) Reconfigurable data flow engine for hevc motion estimation. In: IEEE international conference on image processing (ICIP)","DOI":"10.1109\/ICIP.2014.7025244"},{"key":"9160_CR35","doi-asserted-by":"crossref","unstructured":"Kalali E, Adibelli Y, Hamzaoglu I (2012) A high performance and low energy intra prediction hardware for high efficiency video coding. In: IEEE 22nd international conference on field programmable logic and applications (FPL 2012)","DOI":"10.1109\/FPL.2012.6339161"},{"key":"9160_CR36","doi-asserted-by":"crossref","unstructured":"Tiago Dias NR, Sousa L (2014) Unified transform architecture for avc, avs, vc-1 and hevc high-performance codecs. In: EURASIP J Adv Signal Process 2014(1):108","DOI":"10.1186\/1687-6180-2014-108"},{"key":"9160_CR37","unstructured":"ARDMAHN consortium (2013) ARDMAHN project. http:\/\/ARDMAHN.org\/"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-015-9160-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-015-9160-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-015-9160-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,21]],"date-time":"2019-08-21T08:57:04Z","timestamp":1566377824000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-015-9160-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,27]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2015,9]]}},"alternative-id":["9160"],"URL":"https:\/\/doi.org\/10.1007\/s10617-015-9160-2","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2,27]]}}}