{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T16:19:57Z","timestamp":1778948397731,"version":"3.51.4"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2016,10,8]],"date-time":"2016-10-08T00:00:00Z","timestamp":1475884800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100007601","name":"Horizon 2020","doi-asserted-by":"publisher","award":["671653"],"award-info":[{"award-number":["671653"]}],"id":[{"id":"10.13039\/501100007601","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1007\/s10617-016-9180-6","type":"journal-article","created":{"date-parts":[[2016,10,8]],"date-time":"2016-10-08T05:15:41Z","timestamp":1475903741000},"page":"341-359","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["MiCAP-Pro: a high speed custom reconfiguration controller for Dynamic Circuit Specialization"],"prefix":"10.1007","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-3332","authenticated-orcid":false,"given":"Amit","family":"Kulkarni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4477-5313","authenticated-orcid":false,"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,10,8]]},"reference":[{"key":"9180_CR1","doi-asserted-by":"publisher","unstructured":"Bruneel K, Abouelella F, Stroobandt D (2009) Automatically mapping applications to a self-reconfiguring platform. In: Design, automation test in Europe conference exhibition, 2009 (DATE \u201909), pp 964\u2013969. doi: 10.1109\/DATE.2009.5090804","DOI":"10.1109\/DATE.2009.5090804"},{"issue":"4","key":"9180_CR2","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1145\/2003695.2003703","volume":"16","author":"K Bruneel","year":"2011","unstructured":"Bruneel K, Heirman W, Stroobandt D (2011a) Dynamic data folding with parameterizable configurations. ACM Trans Des Autom Electron Syst 16(4):43","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"9180_CR3","unstructured":"Bruneel K, Heyse K, Stroobandt D (2011b) The TLUT tool flow. https:\/\/github.com\/UGent-HES\/tlut_flow"},{"key":"9180_CR4","doi-asserted-by":"publisher","unstructured":"Carlo SD, Prinetto P, Trotta P, Andersson J (2015) A portable open-source controller for safe dynamic partial reconfiguration on xilinx fpgas. In: 2015 25th International conference on field programmable logic and applications (FPL), pp 1\u20134. doi: 10.1109\/FPL.2015.7294002","DOI":"10.1109\/FPL.2015.7294002"},{"key":"9180_CR5","unstructured":"DS531 X (2011) LogiCORE IP Processor Local Bus PLB v4.6 (v1.05a) (DS531). http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/plb_v46.pdf"},{"key":"9180_CR6","unstructured":"DS817 X (2012) Xilinx LogiCORE IP AXI HWICAP (v2.03.a) (DS817). http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/axi_hwicap\/v2_03_a\/ds817_axi_hwicap.pdf"},{"key":"9180_CR7","doi-asserted-by":"publisher","unstructured":"Duhem F, Muller F, Lorenzini P (2011) FaRM: fast reconfiguration manager for reducing reconfiguration time overhead on FPGA. Springer, Berlin, pp 253\u2013260. doi: 10.1007\/978-3-642-19475-7_26","DOI":"10.1007\/978-3-642-19475-7_26"},{"key":"9180_CR8","doi-asserted-by":"crossref","unstructured":"El-Hadedy M, Mihajloska H, Gligoroski D, Kulkarni A, Stroobandt D, Skadron K (2016) A 16-bit reconfigurable encryption processor for pi-cipher. In: 2016 IEEE international parallel and distributed processing symposium workshops. IEEE xplore, pp 162\u2013171","DOI":"10.1109\/IPDPSW.2016.27"},{"key":"9180_CR9","unstructured":"Gazit H (2012) Ternary content-addressable memory. US Patent 8,195,873. https:\/\/www.google.com\/patents\/US8195873"},{"key":"9180_CR10","unstructured":"Kohn C (2013) Partial reconfiguration of a hardware accelerator on Zynq-7000 all programmable SoC devices XAPP1159 (v1.0). http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1159-partial-reconfig-hw-accelerator-zynq-7000.pdf"},{"key":"9180_CR11","unstructured":"Kulkarni A, Stroobandt D (2015a) MiCAP: micro-reconfigurable configuration access port. https:\/\/github.com\/UGent-HES\/MiCAP"},{"key":"9180_CR12","unstructured":"Kulkarni A, Stroobandt D (2015b) MiCAP-Pro: pro version of micro-reconfigurable configuration access port. https:\/\/github.com\/UGent-HES\/MiCAP-Pro"},{"key":"9180_CR13","doi-asserted-by":"crossref","unstructured":"Kulkarni A, Heyse K, Davidson T, Stroobandt D (2014) Performance evaluation of dynamic circuit specialization on Xilinx FPGAs. In: Proceedings of FPGA world conference 2014. Association for Computing Machinery, pp 1\u20136. http:\/\/program.fpgaworld.com\/academic_papers\/5_PerformanceEvaluatio_23072014154544.pdf","DOI":"10.1145\/2674095.2674096"},{"key":"9180_CR14","doi-asserted-by":"crossref","unstructured":"Kulkarni A, Bonamy R, Stroobandt D (2015a) Power measurements and analysis for dynamic circuit specialization. In: 2015 International conference on ReConFigurable Computing and FPGAs (ReConFig), pp 1\u20136","DOI":"10.1109\/ReConFig.2015.7393336"},{"key":"9180_CR15","doi-asserted-by":"crossref","unstructured":"Kulkarni A, Kizheppatt V, Stroobandt D (2015b) MiCAP: a custom reconfiguration controller for dynamic circuit specialization. In: 2015 International conference on ReConFigurable Computing and FPGAs (ReConFig), pp 1\u20136","DOI":"10.1109\/ReConFig.2015.7393327"},{"key":"9180_CR16","doi-asserted-by":"crossref","unstructured":"Kulkarni A, Vansteenkiste E, Stroobandt D, Brokalakis A, Nikitakis A (2016) A fully parameterized virtual coarse grained reconfigurable array for high performance computing applications. In: 2016 IEEE international parallel and distributed processing symposium workshops. IEEE xplore, Chicago, pp 265\u2013270","DOI":"10.1109\/IPDPSW.2016.13"},{"key":"9180_CR17","doi-asserted-by":"publisher","unstructured":"Lysaght P, Blodget B, Mason J, Young J, Bridgford B (2006) Invited paper: enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs. In: International conference on field programmable logic and applications, 2006 (FPL \u201906), pp 1\u20136. doi: 10.1109\/FPL.2006.311188","DOI":"10.1109\/FPL.2006.311188"},{"key":"9180_CR18","unstructured":"PG021 X (2012) LogiCORE IP AXI DMA v6.03a (PG021). http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/axi_dma\/v6_03_a\/pg021_axi_dma.pdf"},{"key":"9180_CR19","unstructured":"PG059 X (2015) LogiCORE IP AXI Interconnect v2.1 (PG059). http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/axi_interconnect\/v2_1\/pg059-axi-interconnect.pdf"},{"key":"9180_CR20","unstructured":"Announcing the ADVANCED ENCRYPTION STANDARD (AES). Federal Information Processing Standards Publication 197. United States National Institute of Standards and Technology (NIST). November 26, 2001. Retrieved February 2, 2016"},{"key":"9180_CR21","doi-asserted-by":"publisher","unstructured":"Vipin K, Fahmy S (2012) A high speed open source controller for FPGA Partial Reconfiguration. In: 2012 International conference on Field-Programmable Technology (FPT), pp 61\u201366. doi: 10.1109\/FPT.2012.6412113","DOI":"10.1109\/FPT.2012.6412113"},{"issue":"3","key":"9180_CR22","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/LES.2014.2314390","volume":"6","author":"K Vipin","year":"2014","unstructured":"Vipin K, Fahmy S (2014) ZyCAP: efficient partial reconfiguration management on the Xilinx Zynq. IEEE Embed Syst Lett 6(3):41\u201344. doi: 10.1109\/LES.2014.2314390","journal-title":"IEEE Embed Syst Lett"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-016-9180-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-016-9180-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-016-9180-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,14]],"date-time":"2019-09-14T07:19:39Z","timestamp":1568445579000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-016-9180-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,8]]},"references-count":22,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["9180"],"URL":"https:\/\/doi.org\/10.1007\/s10617-016-9180-6","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10,8]]}}}