{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:11:39Z","timestamp":1775067099232,"version":"3.50.1"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T00:00:00Z","timestamp":1506470400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1007\/s10617-017-9188-6","type":"journal-article","created":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T15:57:44Z","timestamp":1506527864000},"page":"247-263","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["An improved low transition test pattern generator for low power applications"],"prefix":"10.1007","volume":"21","author":[{"given":"Govindaraj","family":"Vellingiri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Jayabalan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"9188_CR1","doi-asserted-by":"crossref","unstructured":"Chakravarty S, Dabholkar V (1994) Two techniques for minimizing power dissipation in scan circuits during test application. In: Proceedings of Asian test symposium. pp 324\u2013329","DOI":"10.1109\/ATS.1994.367211"},{"key":"9188_CR2","doi-asserted-by":"crossref","unstructured":"Girard P (1999) Low energy BIST design: impact of the LFSR TPG parameters on the weighted switching activity. In: Proceedings in the IEEE international symposium on circuits and systems ISCAS 99, May 30-June 2. pp 56\u201358","DOI":"10.1109\/ISCAS.1999.777817"},{"issue":"7","key":"9188_CR3","doi-asserted-by":"crossref","first-page":"1142","DOI":"10.1109\/TCAD.2004.829797","volume":"23","author":"P Rosinger","year":"2004","unstructured":"Rosinger P, Al-Hashimi BM, Nicolici N (2004) Scan architecture with mutually exclusive scan segment activation for shift and capture-power reduction. IEEE Trans Comput Aided Des Integr Circ Syst 23(7):1142\u20131153","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"9188_CR4","unstructured":"Lai N, Wang S (2002) A reseeding technique for LFSR-based BIST applications. In: Proceedings of the 11th Asian test symposium, November 2002. pp 200\u2013205"},{"key":"9188_CR5","doi-asserted-by":"crossref","unstructured":"Tehranipoor M, Nourani M, Ahmed N (2005) Low transition LFSR for BIST-based applications. In: Proceedings of the 14th Asian Test Symposium (ATS\u201905), pp. 138\u2013143","DOI":"10.1109\/ATS.2005.77"},{"issue":"8","key":"9188_CR6","doi-asserted-by":"crossref","first-page":"1565","DOI":"10.1109\/TCAD.2005.855927","volume":"25","author":"S Wang","year":"2006","unstructured":"Wang S, Gupta SK (2006) LT-RTPG: a new test-per-scan BIST TPG for low switching activity. IEEE Trans Comput Aided Des Integr Circ Syst 25(8):1565\u20131574","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"issue":"4","key":"9188_CR7","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/TVLSI.2007.893657","volume":"15","author":"X Chen","year":"2007","unstructured":"Chen X, Hsiao MS (2007) An overlapping scan architecture for reducing both test time and test power by pipelining fault detection. IEEE Trans VLSI Syst 15(4):404\u2013412","journal-title":"IEEE Trans VLSI Syst"},{"issue":"7","key":"9188_CR8","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1109\/TVLSI.2007.899234","volume":"15","author":"S Wang","year":"2007","unstructured":"Wang S (2007) A BIST TPG for low power dissipation and high fault coverage. IEEE Trans VLSI Syst 15(7):777\u2013789","journal-title":"IEEE Trans VLSI Syst"},{"issue":"3","key":"9188_CR9","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1109\/TC.2007.70794","volume":"57","author":"M Nourani","year":"2008","unstructured":"Nourani M, Tehranipoor M, Ahmed N (2008) Low transition test pattern generation for BIST based applications. IEEE Trans Comput 57(3):303\u2013315","journal-title":"IEEE Trans Comput"},{"issue":"6","key":"9188_CR10","doi-asserted-by":"crossref","first-page":"591","DOI":"10.1007\/s10836-008-5077-z","volume":"24","author":"MH Yang","year":"2008","unstructured":"Yang MH, Kim Y, Chun S, Kang S (2008) An effective power reduction methodology for deterministic BIST using auxiliary LFSR. J Electron Test 24(6):591\u2013595","journal-title":"J Electron Test"},{"issue":"5","key":"9188_CR11","doi-asserted-by":"crossref","first-page":"755","DOI":"10.1109\/TCAD.2009.2015736","volume":"28","author":"AS Abu-Issa","year":"2009","unstructured":"Abu-Issa AS, Quigley SF (2009) Bit swapping LFSR and scan chain ordering : a novel technique for peak and average power reduction in scan based BIST. IEEE Trans Comput Aided Des Integr Circ Syst 28(5):755\u2013759","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"issue":"1","key":"9188_CR12","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1007\/s10836-010-5185-4","volume":"27","author":"B Zhou","year":"2011","unstructured":"Zhou B, Xiao LI, Ye YZ, Wu XC (2011) Optimization of test power and data volume in BIST scheme based on scan slice overlapping. J Electron Test 27(1):43\u201356","journal-title":"J Electron Test"},{"issue":"5","key":"9188_CR13","doi-asserted-by":"crossref","first-page":"878","DOI":"10.1109\/TVLSI.2011.2134875","volume":"20","author":"T Strauch","year":"2012","unstructured":"Strauch T (2012) Single cycle access structure for logic test. IEEE Trans VLSI Syst 20(5):878\u2013891","journal-title":"IEEE Trans VLSI Syst"},{"issue":"4","key":"9188_CR14","doi-asserted-by":"crossref","first-page":"614","DOI":"10.1109\/TVLSI.2012.2195689","volume":"21","author":"F Liang","year":"2013","unstructured":"Liang F, Zhang L, Zhang G, Gao K, Liang B (2013) Test patterns of multiple SIC vectors: theory and applications in BIST schemes. IEEE Trans VLSI Syst 21(4):614\u2013623","journal-title":"IEEE Trans VLSI Syst"},{"issue":"8","key":"9188_CR15","doi-asserted-by":"crossref","first-page":"1254","DOI":"10.1109\/TCAD.2013.2253155","volume":"32","author":"WC Lien","year":"2013","unstructured":"Lien WC, Lee KJ, Hsieh TU, Ang WL (2013) An efficient on chip test generation scheme based on programmable and multiple twisted ring counter. IEEE Trans Comput Aided Des Integr Circ Syst 32(8):1254\u20131264","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"9188_CR16","doi-asserted-by":"crossref","unstructured":"Tseng W, Lee LJ (2007) Reduction of power dissipation during scan testing by test vector ordering. In: Proceedings of the international workshop on microprocessor test and verification, December 2007. pp 15\u201321","DOI":"10.1109\/MTV.2007.6"},{"key":"9188_CR17","unstructured":"Maiti TK, Chattopadhyay S (2008) Don\u2019t care filling for power minimization in VLSI circuit testing. In: IEEE international symposium on circuits and systems, May 2008. pp 2637\u20132640"},{"issue":"8","key":"9188_CR18","doi-asserted-by":"crossref","first-page":"942","DOI":"10.1109\/43.936376","volume":"20","author":"Q Wu","year":"2001","unstructured":"Wu Q, Qiu Q, Pedram M (2001) Estimation of peak power dissipation in VLSI circuits using the limiting distributions of extreme order statistics. IEEE Trans Comput Aided Des Integr Circ Syst 20(8):942\u2013956","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"issue":"11","key":"9188_CR19","doi-asserted-by":"crossref","first-page":"2586","DOI":"10.1109\/TCAD.2006.870861","volume":"25","author":"NC Lai","year":"2006","unstructured":"Lai NC, Wang SJ, Fu YH (2006) Low power BIST with a smoother and scan chain reorder under optimal cluster size. IEEE Trans Comput Aided Des Integr Circ Syst 25(11):2586\u20132594","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"9188_CR20","unstructured":"Ding CS, Hsieh CT, Wu Q, Pedram M (1997) Stratified random sampling for power estimation. In: Proceedings of the 1996 IEEE\/ACM international conference on Computer-aided design. IEEE Computer Society, pp. 576\u2013582"},{"issue":"1","key":"9188_CR21","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1007\/s10836-014-5432-1","volume":"30","author":"KM Krishna","year":"2014","unstructured":"Krishna KM, Sailaja M (2014) Low power memory built in self test address generator using clock controlled linear feedback shift registers. J Electron Test 30(1):77\u201385","journal-title":"J Electron Test"},{"issue":"3","key":"9188_CR22","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1007\/s10836-014-5453-9","volume":"30","author":"E Arvaniti","year":"2014","unstructured":"Arvaniti E, Tsiatouhas Y (2014) Low-power scan testing: a scan chain partitioning and scan hold based technique. J Electron Test 30(3):329\u2013341","journal-title":"J Electron Test"},{"key":"9188_CR23","doi-asserted-by":"crossref","unstructured":"Hollmann HENK (1990) Design of test sequences for VLSI self-testing using LFSR. IEEE trans inf theory 36(2):386\u2013392","DOI":"10.1109\/18.52485"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-017-9188-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-017-9188-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-017-9188-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,5]],"date-time":"2017-12-05T07:56:23Z","timestamp":1512460583000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-017-9188-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,27]]},"references-count":23,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["9188"],"URL":"https:\/\/doi.org\/10.1007\/s10617-017-9188-6","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9,27]]}}}