{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T13:48:57Z","timestamp":1762004937771,"version":"3.37.3"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2017,10,11]],"date-time":"2017-10-11T00:00:00Z","timestamp":1507680000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1007\/s10617-017-9189-5","type":"journal-article","created":{"date-parts":[[2017,10,11]],"date-time":"2017-10-11T06:17:24Z","timestamp":1507702644000},"page":"13-24","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["FPGA implementation of an optimized key expansion module of AES algorithm for secure transmission of personal ECG signals"],"prefix":"10.1007","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4578-5465","authenticated-orcid":false,"given":"Thanikodi","family":"Manoj Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Palanivel","family":"Karthigaikumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,10,11]]},"reference":[{"key":"9189_CR1","unstructured":"National Institute of Standards and Technology (2001) Advanced Encryption Standard (AES). Federal Information Processing Standards Publications\u2014FIPS 197. http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf , November 2001"},{"key":"9189_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","volume-title":"The design of Rijndael","author":"J Daemen","year":"2002","unstructured":"Daemen J, Rijmen V (2002) The design of Rijndael. Springer, Berlin"},{"key":"9189_CR3","unstructured":"Stallings W (2011) Cryptography and network security, 5th edn. Pearson Education Inc and Dorling Kindersley Publishing Inc, MIT"},{"key":"9189_CR4","unstructured":"Karthigaikumar P, Rasheed S (2011) Simulation of image encryption using AES algorithm. In: IJCA special issue on \u201ccomputational science-new dimensions & perspectives\u201d NCCSE, pp 166\u2013172"},{"key":"9189_CR5","doi-asserted-by":"crossref","unstructured":"Jarold KN, Karthigaikumar P, Sivamangai NM, Sandhya R, Asok, SB (2013) Hardware implementation of DNA based cryptography. In: 2013 IEEE conference on information & communication technologies (ICT), pp 696\u2013700","DOI":"10.1109\/CICT.2013.6558184"},{"key":"9189_CR6","doi-asserted-by":"crossref","unstructured":"Chodowiec P, Gaj K (2003) Very compact FPGA implementation of the AES Algorithm. In: Proceedings of cryptographic hardware and embedded system workshop, pp 319\u2013333","DOI":"10.1007\/978-3-540-45238-6_26"},{"key":"9189_CR7","unstructured":"Chen C-K, Lin C-L, Lin S-L, Chiang C-T (2015) Data encryption and transmission based on personal ECG signals. Int J Sensor Netw Data Commun 4(2):1\u201313"},{"key":"9189_CR8","unstructured":"Reddy SK, Saktivel R, Paneeth P (2011) VLSI implementation of AES crypto processor for high throughput. Int J Adv Eng Sci Technol 6(1):22\u201326"},{"key":"9189_CR9","unstructured":"Mangard S (2002) A simple power-analysis (SPA) attack on implementations of the AES key expansion. Inf Secur Cryptol 2587(1):343\u2013358"},{"key":"9189_CR10","unstructured":"Chen C-N, Yen S-M (2003) Differential fault analysis on AES key schedule and some countermeasures. Inf Secu Priv 2727(1):118\u2013129"},{"key":"9189_CR11","unstructured":"Hammad I, El-Sankary K, El-Masry E (2012) High speed AES encryptor with efficient merging techniques. IEEE Embed Syst Lett 2(3):67\u201371"},{"key":"9189_CR12","doi-asserted-by":"crossref","unstructured":"Yoo SM, Kotturi D, Pan DW, Blizzard J (2005) An AES crypto chip using a high speed parallel pipelined architecture. Microprocess Microsyst 29(1):317\u2013326","DOI":"10.1016\/j.micpro.2004.12.001"},{"key":"9189_CR13","doi-asserted-by":"crossref","unstructured":"Jyrwa B, Paily R (2009) An area-throughput efficient FPGA implementation of block cipher AES algorithm. In: International conference on advances in computing, control and telecommunication technologies, 2009, pp 328\u2013332","DOI":"10.1109\/ACT.2009.88"},{"key":"9189_CR14","doi-asserted-by":"crossref","first-page":"1477","DOI":"10.1109\/TCSI.2006.875179","volume":"53","author":"T Good","year":"2006","unstructured":"Good T, Benaissa M (2006) Very small FPGA application-specific instruction processor for AES. IEEE Trans Circuits Syst I Regul Pap 53:1477\u20131486","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"9189_CR15","doi-asserted-by":"crossref","first-page":"569","DOI":"10.1109\/JSSC.2002.808300","volume":"38","author":"IM Verbauwhede","year":"2003","unstructured":"Verbauwhede IM, Schaumont PR, Kuo H (2003) Deign and performance testing of a 2.29 Gb\/s Rijndael processor. IEEE J Solid State Circuit 38:569\u2013572","journal-title":"IEEE J Solid State Circuit"},{"key":"9189_CR16","volume-title":"A compact Rijndael hardware architecture with S-Box optimization","author":"A Satoh","year":"2001","unstructured":"Satoh A, Morioka S, Takano K, Munetoh S (2001) A compact Rijndael hardware architecture with S-Box optimization. Springer, Berlin"},{"key":"9189_CR17","doi-asserted-by":"crossref","unstructured":"Karthigaikumar P, Christy NA, Mangai NMS (2015) PSP $${\\text{CO}}_{{\\text{2 }}}$$ CO 2 : an efficient hardware architecture for AES algorithm for high throughput. Wirel Personal Commun 85(1):305\u2013323","DOI":"10.1007\/s11277-015-2739-x"},{"key":"9189_CR18","unstructured":"Yuhua W, Yanjun L, Yukun Z (2007) FPGA-based implementation and study of AES-128 algorithm. Microcomput Inf 6(1):5\u201310"},{"key":"9189_CR19","unstructured":"Christy NA, Karthigaikumar P (2012) FPGA implementation of AES algorithm using composite field arithmetic. In: IEEE International conference devices, circuits and systems, March 2012, pp 713\u2013717"},{"issue":"9\u201310","key":"9189_CR20","first-page":"265","volume":"56","author":"M Mali","year":"2005","unstructured":"Mali M, Novak F, Biasizzo A (2005) Hardware implementation of AES algorithm. J Electr Eng 56(9\u201310):265\u2013269","journal-title":"J Electr Eng"},{"issue":"4","key":"9189_CR21","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1109\/TC.2003.1190589","volume":"52","author":"S Mangard","year":"2003","unstructured":"Mangard S, Aigner M, Moninikus S (2003) A highly regular and scalable AES hardware architecture. IEEE Trans Comput 52(4):483\u2013491","journal-title":"IEEE Trans Comput"},{"key":"9189_CR22","unstructured":"Liberatori MC, Bonadero JC (2007) AES\u201428 Cipher. Minimum area, low cost FPGA implementation. Latin Am Appl Res 37(1):71\u201377"},{"key":"9189_CR23","unstructured":"Bulens P, Standaert F-X, Quisquater J-J, Pellegrin P, Rouvroy G (2008) Implementation of the AES-128 on Virtex-5 FPGAs. Supported by Walloon Region, Belgium\/First Europe Program"},{"key":"9189_CR24","doi-asserted-by":"crossref","unstructured":"Priya SSS, Karthigaikumar P, SivaMangai NM (2015) Generation of 128-Bit blended key for AES algorithm. In: Proceedings of the 49th annual convention of the computer society of India\u2014emerging ICT for Bridging the Future, pp 431\u2013439","DOI":"10.1007\/978-3-319-13731-5_47"},{"issue":"1","key":"9189_CR25","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/MSP.2012.2219653","volume":"30","author":"RL Lagendijk","year":"2013","unstructured":"Lagendijk RL, Erkin Z, Barni M (2013) Encrypted signal processing for privacy protection: conveying the utility of homomorphic encryption and multiparty computation. IEEE Signal Process Mag 30(1):82\u2013105","journal-title":"IEEE Signal Process Mag"},{"key":"9189_CR26","doi-asserted-by":"crossref","unstructured":"Rahimunnisa K, Karthigaikumar P, Christy N, Kumar S, Jayakumar J (2013) PSP: parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC. Eur J Comput Sci 3(4):173\u2013186","DOI":"10.2478\/s13537-013-0112-2"},{"key":"9189_CR27","doi-asserted-by":"crossref","unstructured":"Jun Y, Jun D, Na L, Yixiong G (2010) FPGA-based design and implementation of reduced AES algorithm. In: International conference on challenges in environmental science and computer engineering, pp 194\u2013198","DOI":"10.1109\/CESCE.2010.123"},{"key":"9189_CR28","doi-asserted-by":"crossref","unstructured":"Priya SSS, KarthigaiKumar P, Sivamangai NM, Rejula V (2015) FPGA implementation of efficient AES encryption. In: International conference on innovations in information, embedded and communication systems, pp 1\u20134","DOI":"10.1109\/ICIIECS.2015.7193081"},{"key":"9189_CR29","doi-asserted-by":"crossref","unstructured":"Good M, Benaissa M (2005) AES on FPGA from the fastest to the smallest. In: Cryptographic hardware and embedded systems-CHES 2005, International Workshop on Cryptographic Hardware and Embedded Systems. Springer, Berlin, pp 427\u2013440","DOI":"10.1007\/11545262_31"},{"key":"9189_CR30","unstructured":"Helion. www.heliontech.com"},{"key":"9189_CR31","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1016\/j.ins.2012.01.016","volume":"193","author":"C-K Chena","year":"2012","unstructured":"Chena C-K, Lina C-L, Chiangb C-T, Linc S-L (2012) Personalized information encryption using ECG signals with chaotic functions. Inf Sci 193:125\u2013140","journal-title":"Inf Sci"},{"key":"9189_CR32","unstructured":"Anumol TJ, Karthigaikumar P (2011) DWT based invisible image watermarking algorithm for color images. In: IJCA Special Issue on \u201ccomputational science-new dimensions & perspectives\u201d, pp 76\u201379"},{"key":"9189_CR33","doi-asserted-by":"crossref","unstructured":"Huang J, Lai, Xuejia. (2017) Transposition of AES key schedule. In: 12th China International Conference on Information Security and Cryptology Beijing, China November 4\u20136, 2016, pp 84\u2013102","DOI":"10.1007\/978-3-319-54705-3_6"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10617-017-9189-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-017-9189-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-017-9189-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T09:12:36Z","timestamp":1570180356000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10617-017-9189-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,11]]},"references-count":33,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2018,6]]}},"alternative-id":["9189"],"URL":"https:\/\/doi.org\/10.1007\/s10617-017-9189-5","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2017,10,11]]}}}