{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:50:03Z","timestamp":1747893003142,"version":"3.37.3"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T00:00:00Z","timestamp":1616371200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T00:00:00Z","timestamp":1616371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Des Autom Embed Syst"],"published-print":{"date-parts":[[2021,9]]},"DOI":"10.1007\/s10617-021-09247-9","type":"journal-article","created":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T12:03:02Z","timestamp":1616414582000},"page":"161-176","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["CAD synthesis tools for floating-gate SoC FPAAs"],"prefix":"10.1007","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3930-965X","authenticated-orcid":false,"given":"Sihwan","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sahil","family":"Shah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jennifer","family":"Hasler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,3,22]]},"reference":[{"key":"9247_CR1","volume-title":"Architecture and CAD for deep-submicron FPGAs","author":"V Betz","year":"2012","unstructured":"Betz V, Rose J, Marquardt A (2012) Architecture and CAD for deep-submicron FPGAs, vol 497. Springer, Berlin"},{"key":"9247_CR2","doi-asserted-by":"crossref","unstructured":"Rose J, Luu J, Yu CW, Densmore O, Goeders J, Somerville A, Kent KB, Jamieson P, Anderson J (2012) \u201cThe VTR project: Architecture and CAD for FPGAs from verilog to routing,\u201d In: Proceedings of the ACM\/SIGDA international symposium on field programmable gate arrays, ser. FPGA \u201912. New York, NY, USA: ACM, 2012, pp 77\u201386","DOI":"10.1145\/2145694.2145708"},{"key":"9247_CR3","doi-asserted-by":"crossref","unstructured":"Kim J, Kim KT, Chung E-Y (2018) \u201cCad tool flow for variation-tolerant non-volatile stt-mram lut based fpga,\u201d In: Proceedings of the 2018 7th international conference on software and computer applications, 2018, pp 312\u2013316","DOI":"10.1145\/3185089.3185134"},{"key":"9247_CR4","unstructured":"Saegusa T, Maruyama T, Yamaguchi Y (2008) \u201cHow fast is an fpga in image processing?\u201d In: 2008 international conference on field programmable logic and applications. IEEE, 2008, pp 77\u201382"},{"key":"9247_CR5","doi-asserted-by":"crossref","unstructured":"Nurvitadhi E, Venkatesh G, Sim J, Marr D, Huang R, Ong Gee\u00a0Hock J, Liew YT, Srivatsan K, Moss D, Subhaschandra S et\u00a0al. (2017) \u201cCan fpgas beat gpus in accelerating next-generation deep neural networks?\u201d In: Proceedings of the 2017 ACM\/SIGDA international symposium on field-programmable gate arrays, pp 5\u201314","DOI":"10.1145\/3020078.3021740"},{"issue":"7","key":"9247_CR6","doi-asserted-by":"publisher","first-page":"1354","DOI":"10.1109\/TVLSI.2018.2815603","volume":"26","author":"Y Ma","year":"2018","unstructured":"Ma Y, Cao Y, Vrudhula S, Seo J-s (2018) Optimizing the convolution operation to accelerate deep neural networks on fpga. IEEE Trans Very Large Scale Integr (VLSI) Syst 26(7):1354\u20131367","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"9247_CR7","unstructured":"Kutz HM, Williams TJ, Sullam BS, Snyder WS, Shutt JH, Byrkett BE, Mar M, Thiagarajan E, Kohagen NW, Wright DG et\u00a0al. (2019) \u201cCombined analog architecture and functionality in a mixed-signal array,\u201d Jul. 2019, uS Patent 10,345,377"},{"issue":"6","key":"9247_CR8","first-page":"2253","volume":"24","author":"S George","year":"2016","unstructured":"George S, Kim S, Shah S, Hasler J, Collins M, Adil F, Wunderlich R, Nease S, Ramakrishnan S (2016) A programmable and configurable mixed-mode FPAA SoC. IEEE Trans Very Large Scale Integr (VLSI) Syst 24(6):2253\u20132261","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"1","key":"9247_CR9","doi-asserted-by":"publisher","first-page":"3","DOI":"10.3390\/jlpea6010003","volume":"6","author":"M Collins","year":"2016","unstructured":"Collins M, Hasler J, George S (2016) An open-source tool set enabling analog-digital-software co-design. J Low Power Electron Appl 6(1):3","journal-title":"J Low Power Electron Appl"},{"issue":"6","key":"9247_CR10","first-page":"2244","volume":"24","author":"S Kim","year":"2016","unstructured":"Kim S, Hasler J, George S (2016) Integrated floating-gate programming environment for system-level ICs. IEEE Trans Very Large Scale Integr (VLSI) Syst 24(6):2244\u20132252","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"9","key":"9247_CR11","doi-asserted-by":"publisher","first-page":"2649","DOI":"10.1109\/TVLSI.2017.2710020","volume":"25","author":"S Kim","year":"2017","unstructured":"Kim S, Shah S, Hasler J (2017) Calibration of floating-gate soc fpaa system. IEEE Trans Very Large Scale Integration (VLSI) Syst 25(9):2649\u20132657","journal-title":"IEEE Trans Very Large Scale Integration (VLSI) Syst"},{"key":"9247_CR12","doi-asserted-by":"crossref","unstructured":"Hasler J, Natarajan A, Shah S, Kim S (2017) \u201cSoc fpaa immersed junior level circuits course,\u201d In: 2017 IEEE international conference on microelectronic systems education (MSE), May 2017, pp 7\u201310","DOI":"10.1109\/MSE.2017.7945073"},{"issue":"3","key":"9247_CR13","doi-asserted-by":"publisher","first-page":"14","DOI":"10.3390\/jlpea6030014","volume":"6","author":"J Hasler","year":"2016","unstructured":"Hasler J, Shah S, Kim S, Lal IK, Collins M (2016) Remote system setup using large-scale field programmable analog arrays (fpaa) to enabling wide accessibility of configurable devices. J Low Power Electron Appl 6(3):14","journal-title":"J Low Power Electron Appl"},{"issue":"10","key":"9247_CR14","doi-asserted-by":"publisher","first-page":"1629","DOI":"10.1109\/5.58356","volume":"78","author":"C Mead","year":"1990","unstructured":"Mead C (1990) Neuromorphic electronic systems. Proc IEEE 78(10):1629\u20131636","journal-title":"Proc IEEE"},{"key":"9247_CR15","doi-asserted-by":"publisher","first-page":"118","DOI":"10.3389\/fnins.2013.00118","volume":"7","author":"J Hasler","year":"2013","unstructured":"Hasler J, Marr H (2013) Finding a roadmap to achieve large neuromorphic hardware systems. Front Neurosci 7:118","journal-title":"Front Neurosci"},{"key":"9247_CR16","doi-asserted-by":"crossref","unstructured":"Shah S, Teague CN, Inan OT, Hasler J (2016) \u201cA proof-of-concept classifier for acoustic signals from the knee joint on a fpaa,\u201d In: 2016 IEEE SENSORS, Oct 2016, pp 1\u20133","DOI":"10.1109\/ICSENS.2016.7808748"},{"key":"9247_CR17","doi-asserted-by":"crossref","unstructured":"Koziol S, Hasler P, Stilman M (2012) \u201cRobot path planning using field programmable analog arrays,\u201d In: 2012 IEEE international conference on robotics and automation, May 2012, pp 1747\u20131752","DOI":"10.1109\/ICRA.2012.6225303"},{"key":"9247_CR18","first-page":"3","volume-title":"Scilab: Free and open source software for numerical computation","author":"S Enterprises","year":"2012","unstructured":"Enterprises S et al (2012) Scilab: Free and open source software for numerical computation. Scilab Enterprises, Orsay, France, p 3"},{"issue":"2","key":"9247_CR19","doi-asserted-by":"publisher","first-page":"6:1","DOI":"10.1145\/2617593","volume":"7","author":"J Luu","year":"2014","unstructured":"Luu J, Goeders J, Wainberg M, Somerville A, Yu T, Nasartschuk K, Nasr M, Wang S, Liu T, Ahmed N, Kent KB, Anderson J, Rose J, Betz V (2014) VTR 7.0: Next generation architecture and CAD system for FPGAs. ACM Trans Reconfigurable Technol Syst 7(2):6:1-6:30","journal-title":"ACM Trans Reconfigurable Technol Syst"},{"key":"9247_CR20","first-page":"197","volume":"2","author":"U Berkeley","year":"1992","unstructured":"Berkeley U (1992) Berkeley logic interchange format (blif). Oct Tools Distrib 2:197\u2013247","journal-title":"Oct Tools Distrib"},{"issue":"11","key":"9247_CR21","doi-asserted-by":"publisher","first-page":"1556","DOI":"10.1109\/TCAD.2003.818374","volume":"22","author":"A Doboli","year":"2003","unstructured":"Doboli A, Vemuri R (2003) Exploration-based high-level synthesis of linear analog systems operating at low\/medium frequencies. IEEE Trans Comput-Aided Des Integr Circuits Syst 22(11):1556\u20131568","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"9247_CR22","doi-asserted-by":"crossref","unstructured":"Baskaya F, Anderson DV, Hasler P, Lim SK (2009) \u201cA generic reconfigurable array specification and programming environment (grasper),\u201d In: 2009 European conference on circuit theory and design, Aug 2009, pp 619\u2013622","DOI":"10.1109\/ECCTD.2009.5275071"},{"issue":"8","key":"9247_CR23","doi-asserted-by":"publisher","first-page":"906","DOI":"10.1109\/TVLSI.2006.878477","volume":"14","author":"F Baskaya","year":"2006","unstructured":"Baskaya F, Reddy S, Lim SK, Anderson DV (2006) Placement for large-scale floating-gate field-programable analog arrays. IEEE Trans Very Large Scale Integr (VLSI) Syst 14(8):906\u2013910","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"3","key":"9247_CR24","doi-asserted-by":"publisher","first-page":"13","DOI":"10.3390\/jlpea6030013","volume":"6","author":"J Hasler","year":"2016","unstructured":"Hasler J, Kim S, Adil F (2016) Scaling floating-gate devices predicting behavior for programmable and configurable circuits and systems. J Low Power Electron Appl 6(3):13","journal-title":"J Low Power Electron Appl"},{"issue":"2","key":"9247_CR25","doi-asserted-by":"publisher","first-page":"353","DOI":"10.1109\/TVLSI.2013.2245351","volume":"22","author":"S Ramakrishnan","year":"2014","unstructured":"Ramakrishnan S, Hasler J (2014) Vector-matrix multiply and winner-take-all as an analog classifier. IEEE Trans Very Large Scale Integr (VLSI) Syst 22(2):353\u2013361","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"9","key":"9247_CR26","doi-asserted-by":"publisher","first-page":"2174","DOI":"10.1109\/JSSC.2012.2194847","volume":"47","author":"CR Schlottmann","year":"2012","unstructured":"Schlottmann CR, Shapero S, Nease S, Hasler P (2012) A digitally enhanced dynamically reconfigurable analog platform for low-power signal processing. IEEE J Solid-State Circuits 47(9):2174\u20132184","journal-title":"IEEE J Solid-State Circuits"},{"issue":"1","key":"9247_CR27","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1007\/s10470-016-0914-y","volume":"91","author":"A Natarajan","year":"2017","unstructured":"Natarajan A, Hasler J (2017) Modeling, simulation and implementation of circuit elements in an open-source tool set on the fpaa. Analog Integr Circuits Signal Process 91(1):119\u2013130","journal-title":"Analog Integr Circuits Signal Process"},{"issue":"9","key":"9247_CR28","doi-asserted-by":"publisher","first-page":"803","DOI":"10.1002\/cpe.728","volume":"15","author":"JJ Dongarra","year":"2003","unstructured":"Dongarra JJ, Luszczek P, Petitet A (2003) The linpack benchmark: past, present and future. Concurr Comput: Practice Exp 15(9):803\u2013820","journal-title":"Concurr Comput: Practice Exp"},{"key":"9247_CR29","doi-asserted-by":"crossref","unstructured":"Hasler J (2016) \u201cOpportunities in physical computing driven by analog realization,\u201d In: 2016 IEEE international conference on rebooting computing (ICRC), Oct 2016, pp 1\u20138","DOI":"10.1109\/ICRC.2016.7738680"},{"issue":"11","key":"9247_CR30","first-page":"1","volume":"2","author":"K Ovtcharov","year":"2015","unstructured":"Ovtcharov K, Ruwase O, Kim J-Y, Fowers J, Strauss K, Chung ES (2015) Accelerating deep convolutional neural networks using specialized hardware. Microsoft Res Whitepaper 2(11):1\u20134","journal-title":"Microsoft Res Whitepaper"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-021-09247-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10617-021-09247-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10617-021-09247-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T03:52:28Z","timestamp":1671681148000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10617-021-09247-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,22]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,9]]}},"alternative-id":["9247"],"URL":"https:\/\/doi.org\/10.1007\/s10617-021-09247-9","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2021,3,22]]},"assertion":[{"value":"28 November 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 March 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 March 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}